Space Vector Modulation Technique to Reduce Leakage Current of a Transformerless Three-Phase Four-Leg Photovoltaic System

F. Hasanzad*, H. Rastegar*, G. B. Gharehpetian* and M. Pichan*

Abstract: Photovoltaic systems integrated to the grid have received considerable attention around the world. They can be connected to the electrical grid via galvanic isolation (transformer) or without it (transformerless). Despite making galvanic isolation, low frequency transformer increases size, cost and losses. On the other hand, transformerless PV systems increase the leakage current (common-mode current, (CMC)) through the parasitic capacitors of the PV array. Inverter topology and switching technique are the most important parameters the leakage current depends on. As there is no need to extra hardware for switching scheme modification, it's an economical method for reducing leakage current. This paper evaluates the effect of different space vector modulation techniques on leakage current for a two-level three-phase four-leg inverter used in PV system. It proposes an efficient space vector modulation method which decreases the leakage current to below the quantity specified in VDE-0126-1-1 standard. Furthermore, some other characteristics of the space vector modulation schemes that have not been significantly discussed for four-leg inverter, are considered, such as, modulation index, switching actions per period, common-mode voltage (CMV), and total harmonic distortion (THD). An extend software simulation using MATLAB/Simulink is performed to verify the effectiveness of the modulation technique.

Keywords: Photovoltaic Systems, Three-phase Four-leg Inverter, Common-mode Voltage, Leakage Current.

1 Introduction

NOWADAYS, grid connected photovoltaic systems perform an important role in distributed power generation. Number of grid-connected PV systems has grown swiftly in many countries due to governmental supports. For safety reasons, most of the PV systems are connected to the grid by a transformer that isolates the PV panel from the grid. The transformer can be utilized in form of a high frequency transformer in the DC-DC boost converter or in form of a large low frequency transformer on the ac output side [1]. The low frequency transformer increases size and cost, and the high frequency transformer suffers from low efficiency and complex structure. Since the overall efficiency, cost and size are momentous factors in photovoltaic systems, it is beneficial to remove the transformer of the system [2].

PV panels are commonly manufactured from layers of glass, silicon semiconductor and backplane, the junction of these layers is covered by a grounded metallic frame [3]. The capacitors appeared between the earth and the metallic frame, are called parasitic capacitors. Furthermore, a PV inverter operates with high switching frequency which can be conducted to the dc link. Therefore, in transformer absence, the parasitic capacitors of the PV module and voltage ripple in DC bus introduce undesirable leakage current [4]. The leakage current can engender problems for safety, reliability, protection coordination and can make grid current distortion and additional losses in the system [5]. The amplitude of leakage current is mainly dependent on inverter topology and modulation techniques.

Most of the PV systems are in form of single-phase configuration [6]-[11]. In single-phase systems, the ac power in output is pulsating, and large dc capacitors are needed [12]. Thus, for improving the reliability and lifetime of the system, three-phase system is selected for this study. On the other hand, the three-phase multilevel causes considerable cost increase, so modification of modulation schemes for two-level three-phase inverter is preferred for leakage current reduction, as it does not require any additional hardware.

Space vector pulse-width modulation (SVPWM) is
one of the most well-liked and desirable pulse-width modulation schemes due to its advantageous characteristics [13]. Therefore, various SVPWM pulse-pattern-modification methods have been proposed, such as remote-state PWM (RS-PWM), active zero state PWM (AZSPWM) and near-state PWM (NSPWM) [14]-[19]. However, most of the aforementioned methods are limited to three-leg inverters. Although some new SVM methods are proposed for CMV reduction of three-phase four-leg inverters [20, 21], the impact of these methods on inverter leakage current in PV systems has not received sufficient attention. Therefore, these modulation techniques for four-leg inverters need more investigation. Fig. 1 shows a transformerless PV system with three-phase four-leg inverter.

This paper deals with evaluating the performance of three-phase four-leg inverter under different space vector modulation techniques considering leakage current with photovoltaic energy conversion being the main application. Section II presents the theoretical analysis of the common mode model of a three-phase four-leg PV inverter. In section III classical SVPWM and discontinuous PWM (DPWM) are discussed as conventional PWM methods. Section IV introduces reduced common-mode voltage methods and the proposed method. Section V evaluates simulation results and compares performance of the methods. Finally, the conclusion is provided in section VI.

2 Common-mode Model of Three-phase Four-leg PV Inverter

2.1 PV System with Isolation Transformer

Some PV systems have an isolation transformer between the PV panels and the electrical grid. Common-mode model of such a system is shown in Fig. 2, including the parasitic capacitor of the PV array ($C_{pv}$) connected between ground and terminal of the PV. In this figure, the transformer winding is specified, and $C_{P}$ denotes the stray capacitance between the transformer windings. The leakage current can only pass through the stray capacitance of the transformer, in this system. Since $C_{P}$ has values of order of 100 pF, the leakage current at frequencies lower than 50kHz will be strongly declined and, it can be removed by the EMI filter at higher frequencies [1]. Therefore, in PV systems with galvanic isolation, inverter topology and modulation technique do not affect low frequency leakage current behavior.

2.2 Transformerless PV System

The common-mode model of a transformerless PV system is presented in Fig. 3, where $C_{pv}$ is parasitic capacitor which is influenced by many factors, such as humidity, weather condition, dust covering the PV panel, module frame and so on [22]. $V_{pv}$ is parasitic capacitor voltage, $I_{cm}$ is leakage current, and $V_{aN}, V_{bN}, V_{cN}, V_{fN}$ are the voltages between the inverter outputs and negative terminal of the PV array.

In this case, the common-mode behavior is extremely affected by the inverter topology and PWM modulation. For a three-phase four-leg inverter, the relation between the CMV and the phase voltages can be defined as

$$V_{CM} = \frac{V_{aN} + V_{bN} + V_{cN} + V_{fN}}{4}$$  \hspace{1cm} (1)

Based on mathematical equations derived from Fig. 3 with Kirchhoff laws [23]:

![Fig. 1 Transformerless grid-connected PV system.](image1)

![Fig. 2 Common-mode loop model of a PV system with isolation transformer.](image2)

![Fig. 3 Common-mode loop model of a transformerless PV system.](image3)
the parasitic capacitor voltage $V_{PV}$ can be defined as follows:

$$V_{PV}(s) = \frac{4}{4 + s^2 LC_{PV}}V_{CM(s)} + \frac{1}{4 + s^2 LC_{PV}} \frac{3C + C_c V_{4(s)}}{3C}$$

where $C_1 = C_2 = C$, $L_1 = L_2 = L_3 = L_4 = L$ and $V_4$ is the fourth leg capacitor voltage, which can be calculated as

$$V_{4(s)} = \frac{b_s s^2 + b_2}{a_s s^2 + a_2 s^2 + a_o} \left[ \frac{dV_{CM(s)}}{dt} - V_{oa(s)} \right]$$

where $a_o = -3C(C + 3C_4)$, $b_2 = 12C$, $b_2 = 3LC_{PPV}$, $a_s = (12LC_4 + 3LC_c + LC_4 p)$, $a_2 = 3LC_c C_{PV}$ and $V_{oa} = V_{oa} + V_{SN} + V_{N}$. And the leakage current is defined as follows:

$$i_{CM(s)} = -C_{PV} \frac{dV_{PV(s)}}{dt}$$

From (11), it can be seen that the leakage current is dependent on the parasitic capacitor ($C_{PV}$) and $dV_{PV(s)}/dt$. The leakage current can be repressed impressively if the voltage of $V_{PV}$ become constant. From (9) it can be observed that $V_{PV}$ depends on $V_{CM}$ and the fourth-leg capacitor voltage $V_4$, which is related to $V_{CM}$. Thus, the principal issue is CMV. There are 16 switching states for a three-phase four-leg inverter. In Table 1, different switching states are classified to five groups based on the CMV each state produces.

### 3 Conventional PWM Methods

The concept of three-dimensional space vector modulation (3-D SVM) was invented by Richard Zhang and was first published in [24]. There are sixteen switching states of the inverter as mentioned in Table 1. The sixteen possible combinations are composed of fourteen active (Non-zero) and two zero ($V_0$ and $V_{15}$) vectors of voltage. In Classical SVPWM (CSVPWM) and DPWM, the hexagon created by voltage vectors, divided in six prisms and four tetrahedrons are identified in each prism. Each tetrahedron consists of three active switching vectors and two zero switching vectors. These vectors, in each tetrahedron, are the adjacent switching vectors that are used to synthesize the reference voltage vector.

CSVPWM utilizes equal time length for zero vectors. Fig. 4(a) shows the switching pattern and CMV level of CSVPWM, assuming that the reference vector is in the first tetrahedron of the first prism. As noted in Fig. 4(a), the CMV level changes between 0 and $V_{dc}$ with the same frequency as of the switching. It is also shown that CSVPWM has one switching in each vector change, totaling eight switching actions in one duty cycle. Besides, discontinuous PWM (DPWM) devotes zero time length to one zero vector and full time length to the other. Using even one of the zero vectors causes high CMV for DPWM. As shown in switching pattern of DPWM in Fig. 4(b), there are eight switching actions in one duty cycle. Both CSVPWM and DPWM have modulation index of $0 \leq M \leq 1.155$ which results in high dc bus voltage utilization. Modulation index is defined as

$$M = \frac{V_{ref}}{V_{dc}}$$

where $V_{ref}$ is the amplitude of reference voltage and $V_{dc}$ is the DC link voltage.

### 4 Reduced Common-Mode Voltage Methods

#### 4.1 MSVPWM

The idea of this method has been proposed in [20]. The switching vectors of $V_0$ and $V_{15}$ has the highest amplitude of CMV. In this method, in order to reduce the amplitude of CMV, zero switching states are replaced by two complementary non-zero switching vectors of $V_1$ and $V_{14}$. Since this method modifies the Classical SVPWM, it is named Modified SVPWM.

<table>
<thead>
<tr>
<th>Group</th>
<th>Vector Status</th>
<th>VaN</th>
<th>VbN</th>
<th>VcN</th>
<th>VtN</th>
<th>CMV</th>
</tr>
</thead>
<tbody>
<tr>
<td>group1</td>
<td>V0</td>
<td>nnnn</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>V1</td>
<td>npnn</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V2</td>
<td>npnn</td>
<td>0</td>
<td>0</td>
<td>Vdc</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>V3</td>
<td>npnn</td>
<td>0</td>
<td>Vdc</td>
<td>0</td>
<td>Vdc</td>
</tr>
<tr>
<td>group2</td>
<td>V4</td>
<td>npnn</td>
<td>Vdc</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>V5</td>
<td>npnn</td>
<td>Vdc</td>
<td>0</td>
<td>Vdc</td>
<td>0</td>
</tr>
<tr>
<td>group3</td>
<td>V6</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>V7</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>0</td>
</tr>
<tr>
<td>group4</td>
<td>V8</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V9</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V10</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td>group5</td>
<td>V11</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V12</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V13</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
<tr>
<td></td>
<td>V14</td>
<td>npnn</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
<td>Vdc</td>
</tr>
</tbody>
</table>

- **CMV**: Common Mode Voltage
- **Vdc**: DC Link Voltage

---

**Table 1 switching states and corresponding CMV level.**
(MSVPWM) in this paper. As depicted in Fig. 4(c), the level of CMV declines to between $V_{dc}/4$ and $3V_{dc}/4$. The switching pattern of this method is presented for the first tetrahedron of the first prism. It clearly shows that there are twelve switching actions in a duty cycle, which means much switching loss in comparison to CSVPWM. The dc bus utilization is high (0≤M≤1.155) due to using the same active vectors as CSVPWM uses for synthesizing the reference vector in each tetrahedron.

### 4.2 Near-State 3-D SVM

In this method, prisms and tetrahedrons are not identified, but six sections formed from half of the two adjoining prisms are introduced. Thus, different adjoining switching vectors are selected and the duration of each switching vector differs from with those of 3-D SVM [21]. NSPWM utilizes four active (non-zero) near vectors to synthesize the reference vector. In Fig. 4(d), it is assumed that the reference voltage vector is in the first defined section (between -30° and 30°). It is noted in Fig. 4(d) that one of the phases is not switched during one PWM cycle, and just six switching actions occur in one cycle, which means less switching loss in comparison to CSVPWM. It is also shown obviously that CMV has been reduced to between $V_{dc}/4$ and $3V_{dc}/4$. The only drawback of this method is linear modulation region, which is limited to 0.77≤M≤1.155 [21].

### 4.3 Proposed Method (Remote State PWM (RSPWM))

This method has been proposed in [25], but for three-phase three-leg inverter in two dimensional space, not for four-leg inverter in three dimensional space. Moreover, it has been used for load neutral point voltage elimination in uninterruptable power supplies in [20], but its influence on leakage current in photovoltaic systems has not been discussed so far. As it is obvious in Table 1, the CMV level of switching states in group 3 is $V_{dc}/2$. This method uses the six switching vectors present in group 3 of Table 1, to synthesize reference vector. Utilizing these vectors makes the CMV constant, and based on (11), the leakage current can be suppressed impressively. The selected six vectors are shown in red color in 3-D space in Fig. 5 and their projection on α-β coordinate is shown in Fig. 6. The reference vector can be synthesized by the adjoining four switching vectors. The adjoining voltage vectors for each section are presented in Table 2. The dc bus voltage utilization of RSPWM is different from classical SVPWM and it can be obtained by calculations below.

A rotating reference vector on the α-β coordinate has to be supplied, so that we can obtain a balanced three-phase output voltage. The reference vector in αβγ coordinate can be represented by

![Fig. 4 Switching pattern and CMV level of a) CSVPWM, b) DPWM, c) MSVPWM, d) NSPWM, e) RSPWM.](image-url)
Thus, the dc bus voltage utilization is reduced in comparison with CSVPWM. The switching pattern of RSPWM for the

<table>
<thead>
<tr>
<th>Section</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1: pnpn = V10</td>
<td>V1: pnpn = V9</td>
<td>V1: pnpn = V12</td>
<td></td>
</tr>
<tr>
<td>V2: pnpn = V9</td>
<td>V2: pnpn = V12</td>
<td>V2: pnpn = V5</td>
<td></td>
</tr>
<tr>
<td>V4: pnpn = V5</td>
<td>V4: pnpn = V6</td>
<td>V4: pnpn = V3</td>
<td></td>
</tr>
</tbody>
</table>

Since there are four vectors in each section, the reference switching vector is synthesized as

\[ V_{ref} = d_1 V_1 + d_2 V_2 + d_3 V_3 + d_4 V_4 \]  \hspace{1cm} (14)

where \(d_1, d_2, d_3\) and \(d_4\) are the duration times of the applied switching vectors. It is assumed that the reference vector is in section 1 \((0 \leq \alpha \leq \pi/3)\). Thus, switching vectors \(V_8, V_{12}, V_9\) and \(V_{10}\) will be selected for synthesizing the reference vector,

\[
\begin{bmatrix}
\frac{1}{3} & 2 & 1 & -\frac{1}{3} \\
1 & \frac{1}{\sqrt{3}} & 1 & \frac{1}{\sqrt{3}} \\
\frac{2}{3} & -2 & 2 & \frac{2}{3} \\
1 & 1 & 1 & 1
\end{bmatrix}
\begin{bmatrix}
d_1 \\
d_2 \\
d_3 \\
d_4
\end{bmatrix}
= \begin{bmatrix}
V_{ref \cos \alpha} \\
V_{ref \sin \alpha} \\
0 \\
0
\end{bmatrix} \hspace{1cm} (15)

The solution of the equations above can be obtained as

\[
\begin{bmatrix}
d_1 \\
d_2 \\
d_3 \\
d_4
\end{bmatrix}
= \begin{bmatrix}
-\frac{1}{2} & -\frac{\sqrt{3}}{2} & 1 & \frac{1}{2} \\
1 & 0 & -\frac{1}{2} & 0 \\
\frac{1}{2} & \frac{\sqrt{3}}{2} & 1 & 0 \\
-1 & 0 & \frac{1}{2} & 1
\end{bmatrix}
\begin{bmatrix}
V_{ref \cos \alpha} \\
V_{ref \sin \alpha} \\
0 \\
0
\end{bmatrix} \hspace{1cm} (16)

For other sections the only feature that needs to be changed is the matrix in (16). The corresponding matrices for other sections are obtained and presented in Appendix. As the time duration of each switching vector should be more than zero, It is found out that the modulation index of RSPWM is \(0 \leq M \leq 1\). Thus, the dc bus voltage utilization is reduced in comparison with CSVPWM. The switching pattern of RSPWM for the
first section is presented in Fig. 4(e). It is clear that the total switching actions in a PWM cycle is twelve, which indicates higher switching loss. Despite these shortcomings, the CMV level is constant ($V_{dc}/2$) and does not change by each vector change, which can lead to leakage current reduction without any additional hardware and cost.

5 Simulation Results

The simulations were done in MATLAB/Simulink for modulation index of 0.9. The PV array was simulated with a dc voltage source of 120V and the other parameters of simulated system are listed in Table 3. It is worth mentioning that the PV system under test is a grid connected system, thus the inductive load can be interpreted as the reactive power. Consequently, it should be noted that all of these results are performed with both active and reactive power injection. The results in Fig. 7(a) to 7(e) show the line to line voltage of five modulation techniques. It is obvious that the line to line voltage is unipolar for CSVPWM, DPWM and MSVPWM, while it is bipolar for NSPWM and RSPWM. The THD of CSVPWM, DPWM, MSVPWM, NSPWM and RSPWM is 75.79%, 76.27%, 75.79%, 103.07% and 102.15%, respectively. However, after the output filter, the voltage will be sinusoidal. Fig. 8(a) and 8(b) depicts the grid current for CSVPWM and RSPWM, respectively. The THD of grid current for CSVPWM is 2.61%, while it is 0.59% for RSPWM. As it is clear, more leakage current in CSVPWM creates more grid current distortion. Thus, by mitigating the leakage current, it is possible to reduce harmonic distortion of the grid current. The grid current THD for other methods is presented in Fig. 9.

Fig. 10(a) to 10(e) show the results of the parasitic capacitor voltage and the leakage current. In agreement with theoretical analysis, the parasitic capacitor voltage is time-varying with high amplitude for CSVPWM and DPWM. The RMS value of the leakage current is high for CSVPWM and DPWM, 853mA and 774mA, respectively. In MSVPWM, the frequency of CMV is lower than in CSVPWM and DPWM. The CMV amplitude also decreases and changes between $V_{dc}/4$ and $3V_{dc}/4$. Thus, the RMS value of parasitic capacitor voltage and leakage current become 66.44V and

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC voltage source (PV)</td>
<td>120 v</td>
</tr>
<tr>
<td>Filter inductor (L)</td>
<td>5 mH</td>
</tr>
<tr>
<td>Filter capacitor (C)</td>
<td>10 µF</td>
</tr>
<tr>
<td>Switching frequency (f)</td>
<td>10 KHz</td>
</tr>
<tr>
<td>Parasitic capacitor (Cpv)</td>
<td>300 nF</td>
</tr>
<tr>
<td>Ground resistance (Rg)</td>
<td>15 Ω</td>
</tr>
<tr>
<td>Grid voltage (Vs)</td>
<td>30 v (peak)</td>
</tr>
</tbody>
</table>

Table 3 Parameters of the three-phase four-leg system.

Fig. 7 Line-line voltage of a) CSVPWM, b) DPWM, c) MSVPWM, d)NSPWM, e) RSPWM.
499mA, which are less than of CSVPWM. For NSPWM, although the amplitude of CMV is reduced, it is still time-varying with switching frequency. Therefore, it has almost high value of RMS leakage current, 351mA. By using RSPWM method, The CMV remains constant without any high frequency components. Therefore, the leakage current can be significantly reduced to 118mA, which is almost one seventh of the leakage current amplitude in CSVPWM method. In addition, the maximum value of the leakage current is 276mA which is below 300mA specified in VDE-0126-1-1 standard. The results and comparison of five space vector modulation techniques are shown in Table 4. In this table, some other characteristics are considered as following: switching actions per period, linear modulation region, RMS value of the parasitic capacitor voltage, total harmonic distortion, and common mode voltage.

Switching loss is a main source of loss and inefficiency in power converters. Switching loss has relevancy with instantaneous power loss in semiconductor devices during turn-on and turn-off time. Thus, the number of switching actions (turn-on and turn-off) in a duty cycle could be important for a PWM scheme. In Table 4 among the five methods, NSPWM and DPWM have the least number of switching actions, equivalent with the least switching loss. It is essential that a PWM scheme being able to operate in its full modulation rang. Especially in applications like variable speed drives which have to sustain constant ratio of voltage to frequency. Moreover, in distributed power generation applications linear range limitation could be a defect when a voltage dip occurs [33]. As it is presented in Table 4, CSVPWM, MSVPWM and DPWM have the modulation index of 0-1.155, meaning that they are able to operate in full modulation region. CSVPWM has the lowest output voltage THD. In the other hand, RSPWM produces the least harmonic content in grid current. Also, when considering the leakage current, RSPWM shows the best performance.

6 Conclusion

This paper has investigated the effect of space vector modulation techniques on leakage current for a two-level three-phase four-leg inverter used in PV system as the main objective. A modulation technique named RSPWM is proposed in which the CMV stays constant. Thus, the maximum leakage current has considerably decreased to below 300mA, as specified in the standard VDE-0126-1-1. In addition, some other characteristics of these modulation techniques have been evaluated which can lead to appropriate method selection proportionate to application purpose. As the results have shown, DPWM and NSPWM have the least switching loss. CSVPWM, DPWM and MSVPWM can operate in full linear modulation range. Also among all the methods, CSVPWM and MSVPWM have the lowest output voltage THD. Furthermore, the harmonic content of grid current is the least for RSPWM.

Table 4 Switching states and corresponding CMV level.

<table>
<thead>
<tr>
<th></th>
<th>CSVPWM</th>
<th>DPWM</th>
<th>MSVPWM</th>
<th>NSPWM</th>
<th>RSPWM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rms Leakage Current</td>
<td>1.155 (A)</td>
<td>1.425 (A)</td>
<td>0.855 (A)</td>
<td>0.886 (A)</td>
<td>0.276 (A)</td>
</tr>
<tr>
<td>Rms Parasitic Capacitor Voltage</td>
<td>76.51 (V)</td>
<td>85.28 (V)</td>
<td>66.44 (V)</td>
<td>63.2 (V)</td>
<td>60.25 (V)</td>
</tr>
<tr>
<td>Maximum leakage current</td>
<td>1.366 (A)</td>
<td>1.425 (A)</td>
<td>0.855 (A)</td>
<td>0.886 (A)</td>
<td>0.276 (A)</td>
</tr>
<tr>
<td>CM Voltage</td>
<td>Variable (Vdc/4-Vdc)</td>
<td>Variable (Vdc/4-Vdc)</td>
<td>Variable (Vdc/4-Vdc)</td>
<td>Variable (Vdc/4-Vdc)</td>
<td>Variable (Vdc/4-Vdc)</td>
</tr>
<tr>
<td>Switchings per cycle</td>
<td>8</td>
<td>6</td>
<td>12</td>
<td>6</td>
<td>12</td>
</tr>
<tr>
<td>Modulation index (M)</td>
<td>0 – 1.155</td>
<td>0 – 1.155</td>
<td>0 – 1.155</td>
<td>0.77 – 1.155</td>
<td>0 – 1</td>
</tr>
<tr>
<td>Voltage THD</td>
<td>75.79 %</td>
<td>76.27 %</td>
<td>75.97 %</td>
<td>103.07 %</td>
<td>102.15 %</td>
</tr>
<tr>
<td>Grid current THD</td>
<td>2.61 %</td>
<td>2.27 %</td>
<td>2.19 %</td>
<td>1.37 %</td>
<td>0.59 %</td>
</tr>
</tbody>
</table>
Fig. 10 Parasitic capacitor voltage and leakage current of a) CSVPWM, b) DPWM, c) MSVPWM, d) NSPWM, e) RSPWM.
Appendix  Matrix for switching vector duty ratio computation in RSPWM scheme

<table>
<thead>
<tr>
<th>Section</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
</tr>
<tr>
<td>2</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
</tr>
<tr>
<td>3</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
<td>-1 0 1 1</td>
<td>1 2 2 2</td>
</tr>
</tbody>
</table>

References


[18] E. Un and A. M. Hava, “A Near-State PWM Method With Reduced Switching Losses and


F. Hasanzad was born in Urmia, Iran, in 1993. He received his B.Sc. degree in power electrical engineering from Urmia University, Urmia, Iran, in 2015 with first class honor. He is M.Sc. student of power electrical engineering in Electrical Engineering Department of Amirkabir University of Technology. His research interests include FACTS devices, renewable energies, and control and switching of three-phase four-leg converters.

M. Pichan received his B.S. in electronics engineering from University of Isfahan, Isfahan, Iran, in 2010. He finished his M.S. in electrical engineering at Amirkabir University of Technology, Tehran, Iran, in 2012. He served as a researcher at the Iranian Research Institute of Electrical Engineering from 2010 to 2013, designing medium- and highpower converters. He is currently working toward his Ph.D. at Amirkabir University of Technology. His research interests include rectifiers, inverters, and power electronics and their applications in renewable energies.

H. Rastegar was born in Gorgan, Iran in 1962. He received the B.Sc., M.Sc., and Ph.D. degrees in Electrical Engineering from Amirkabir University of Technology, Tehran, Iran in 1987, 1989, and 1998, respectively. Currently, he is an Associate Professor at Amirkabir University of Technology. His research interests include power system control, application of computational intelligence in power systems, simulation and analysis of power systems, and renewable energies.

G. B. Gharehpetian (M’00–SM’08) received his Ph.D. degrees in electrical engineering in 1996 from Tehran University. As a Ph.D. student, he received a scholarship from DAAD (German Academic Exchange Service) from 1993 to 1996, and he was with High Voltage Institute of RWTH Aachen, Aachen, Germany. He has been holding the Assistant Professor position at AUT from 1997 to 2003, the position of Associate Professor from 2004 to 2007and has been Professor since 2007. His teaching and research interest include smart grid, DGs, monitoring of power transformers, FACTS devices, HVDC systems, and power system transients.