Generalized Switched-Inductor Based Buck-Boost Z-H Converter

E. Babaei* (C.A.), H. Feizi* and R. Gholizadeh-Roshanagh**

Abstract: In this paper, a generalized buck-boost Z-H converter based on switched inductors is proposed. This structure consists of a set of series connected switched-inductor cells. The voltage conversion ratio of the proposed structure is adjusted by changing the number of cells and the duty cycle. Like the conventional Z-H converter, the shoot-through switching state and the diode before LC network are eliminated. The proposed converter can provide high voltage gain in low duty cycles. Considering different values for duty cycle, the proposed structure works in two operating zones. In the first operating zone, it works as a buck-boost converter and in the second operating zone, it works as a boost converter. In this paper, a complete analysis of the proposed converter is presented. In order to confirm the accuracy of mathematic calculations, the simulations results by using PSCAD/EMTDC software are given.

Keywords: Z-Source Converter, Z-H Buck-Boost Converter, Switched-Inductor Cell.

1 Introduction

In the recent years, the use of modern power electronic converters has been increased and the voltage boosting converters have gained a special importance. Among the voltage boosting converters, studies on a buck-boost converter, known as Z-source converter, have been rapidly developed [1, 2]. This converter has a special impedance (LC) network, which consists of one diode, two inductors and two capacitors in X-shaped structure. This converter has two operating states as shoot-through (ST) and non-shoot-through (non-ST) states. One of the main features of the Z-source converter is that it can be utilized in buck and boost modes with a wide range of output voltages. This structure is more robust and has lower sensitivity to electromagnetic interference.

The Z-source converter, while offering multiple advantages, has some problems such as high voltage stress across capacitors, high inrush current, high costs and etc. In addition, there is a diode or a switch before LC network, which causes the converter to tolerate the high voltage occurring during the ST switching state. Due to the non-continuous current, this diode causes an undesired performance during non-ST switching state. Besides, this diode prevents flowing of reverse current and therefore application of Z-source converter is limited to the cases in which, there are no need to reverse flow of energy to the source [1, 3, 4].

In the literature, new structures and control methods have been presented to address the problems of the Z-source converter. Some of them are algorithms for controlling dc and ac output voltage [5], constant boost control to minimize current ripple of inductor [6] and modeling and control of quazi-Z-Source network for distributed generation applications [7]. Some structures have been presented in [8-12], in which, the main concept is addition of diodes, capacitors and inductors. The Z-source converter, in practice, has been utilized in fuel cell systems [13], motor drives [14], high frequency half-bridge inverters for electrochemistry applications [15, 16], distributed generation [17], photovoltaic systems [18] and electric vehicles [19]. In [4, 20, 21], in order to resolve the problems of the front-end diode in conventional Z-source converters, the Z-H structure, which makes use of the Z-source converter, has been presented. One of the main features of the Z-H converter is that it can be used for dc-dc, ac-dc, dc-ac...
and ac-ac conversions without any change in its structure. The Z-H converter is similar to the voltage source converter, where there is no ST switching state. A combination of inductors and diodes, known as switched-inductor cell, has been presented in [9, 12, 22, 23]. The switched-inductor cell increases the boosting factor of the converter.

In this paper, a new structure is proposed, which consists of an impedance network similar to Z-source converter, an H-bridge switching circuit similar to Z-H converter and a series of mirrored switched inductor cells. The proposed structure can work in both buck and boost operating modes. In the proposed topology, the voltage conversion ratio can be adjusted by changing the number of switched inductor cells; the diode before LC network is eliminated; due to Z-H structure there is no ST switching state; and due to the symmetric switched-inductor cells, the proposed converter can be easily developed for ac-ac applications. One main difference between ac-ac converter of Z-H type and Z-source type is that the output voltage of Z-H type has sinusoidal waveform and this resolves the need for additional filter. The performance of the proposed buck-boost converter in dc-dc conversion, with detailed analysis of the equations of voltages, currents and voltage gain, for cells, is presented. Finally, in order to check the accurate performance of the proposed converter, the simulation results of two-cell converter are illustrated in PSCAD/EMTDC software.

2 Proposed Converter

Fig. 1 shows the structure of the proposed converter. This converter consists of four bidirectional switches, two capacitors, two inductors and 2N switched-inductor cells where each cell has one inductor and three diodes. As shown in Fig. 1, equal number of cells are arranged in the upper and lower parts of the converter and are connected to input and output dc buses. The inductors \( L_{n+1} \) and \( L'_{n+1} \) are not the components of the the cells. The generalized structure is obtained by adding new cells to two main inductors. The switched-inductor cells have a number of inductors that in the first operating mode \((T_{01})\) are connected in parallel and are charged and in the second operating mode \((T_{12})\) are connected in series and are discharged. The proposed converter has two operating zones as \( D = [0, \frac{1}{N+2}] \) and \( D = (-\frac{1}{N+2}, 1) \) \((D\text{ is duty cycle})\). In \( D = [0, \frac{1}{N+2}] \) the converter works in buck-

![Fig. 1](image1)

![Fig. 2](image2)

**Fig. 1** Proposed converter.

**Fig. 2** Control signals for two operating zones; (a) \( D = [0, \frac{1}{N+2}] \); (b) \( D = (-\frac{1}{N+2}, 1) \).
boost operation and in 
\[ D = \left(\frac{1}{N + 2}, 1\right) \] it works in boost operation. The proposed converter can be utilized in dc-dc, ac-dc, dc-ac and ac-ac conversions. In the following, the operation of the converter in dc-dc conversion is presented.

Considering Fig. 2, when the switch \( S_1 \) is turned on, the switch \( S_3 \) is turned off and vice versa. This is the same for the switches \( S_2 \) and \( S_4 \). The control signals of these switches \((S_1 - S_3 \text{ or } S_2 - S_4)\) are complementary. The switches \( S_1 \) and \( S_4 \) are turned on and off simultaneously. The same condition is valid for switches \( S_2 \) and \( S_3 \). Fig. 2 shows the control signals for both operating zones. As shown in Fig. 2, the duty cycle of switches \( S_3 \) and \( S_4 \) is \( D \).

The proposed Z-H converter in the first operating zone, \( D = [0, \frac{1}{N + 2}] \), has two operating modes where in the time interval \( T_0 \) ( \( S_2 \) and \( S_3 \) are turned on), the inductors \( L_n, L_{n+1}, L'_n \) and \( L'_{n+1} \) are charged and in the time interval \( T_1 \) ( \( S_1 \) and \( S_4 \) are turned on), the inductors \( L_n, L_{n+1}, L'_n \) and \( L'_{n+1} \) are discharged. Accordingly, in the second operating zone, \( D = (\frac{1}{N + 2}, 1) \), the converter has two operating modes where in the time interval \( T_0 \) ( \( S_2 \) and \( S_3 \) are turned on), the inductors \( L_n, L_{n+1}, L'_n \) and \( L'_{n+1} \) are charged and in the time interval \( T_1 \) ( \( S_1 \) and \( S_4 \) are turned on), the inductors \( L_n, L_{n+1}, L'_n \) and \( L'_{n+1} \) are discharged. The equivalent circuits of the proposed converter, in both the operating zones are shown in Fig. 3.

**First Operating Mode (Time Interval \( T_0 \))**

The equivalent circuit of this mode is illustrated in Fig. 3(a). In this operating mode, the switches \( S_2 \) and \( S_3 \) and the diodes \( D_{\text{on-1}}, D_{\text{on-2}}, D'_{\text{on-1}} \) and \( D'_{\text{on-2}} \) are on and the switches \( S_1 \) and \( S_4 \) and the diodes \( D_{\text{off-1}} \) and \( D'_{\text{off-2}} \) are off. Therefore, \( n + 1 \) number of inductors are connected in parallel. In this operating mode, when \( D = [0, \frac{1}{N + 2}] \), the inductors \( L_n \) and \( L_{n+1} \) are charged by the capacitors \( C_1 \) and \( C_2 \), respectively; and when \( D = (\frac{1}{N + 2}, 1) \), the inductors \( L'_n \) and \( L'_{n+1} \) are discharged by the capacitors \( C_1 \) and \( C_2 \), respectively. Assuming that the values of \( L_n, L_{n+1}, L'_n \) and \( L'_{n+1} \) are equal, and the capacitors \( C_1 \) and \( C_2 \) have equal values \( (C_1 = C_2 = C) \), the following equations can be obtained:

\[
V_{C1} = V_{C2} = V_C \quad (1)
\]
\[
v_{L_n} = v_{L_{n+1}} = v_{L'}(\text{on-1}) = v_L \quad (2)
\]
\[
v_{D(\text{on-1})} = v_{D(\text{on-2})} = v_{D'}(\text{on-1}) = v_{D'}(\text{on-2}) = v_D \quad (3)
\]
\[
v_{D_{\text{off-1}}} = v_{D_{\text{off-2}}} = v_D' \quad (4)
\]

where, \( V_C, v_L, v_D \) and \( v_D' \) are the voltages across the capacitors \( (C_1 \text{ and } C_2) \), the inductors \((L_n, L_{n+1}, L'_n \text{ and } L'_{n+1})\), the diodes \((D_{\text{on-1}}, D_{\text{on-2}}, D'_{\text{on-1}} \text{ and } D'_{\text{on-2}})\) and the diodes \((D_{\text{off-1}} \text{ and } D_{\text{off-2}})\), respectively.

**Second Operating Mode (Time Interval \( T_1 \))**

Fig. 3(b) shows the equivalent circuit of the converter in the second operating mode. In this operating mode,
the switches \( S_1 \) and \( S_4 \) and the diodes \( D_{3n} \) and \( D'_{3n} \) are on and the switches \( S_2 \) and \( S_3 \) and the diodes \( D_{3n-1}, D_{3n-2}, D'_{3n-1} \) and \( D'_{3n-2} \) are off. So, in the upper switched-inductor cell, the inductors \( L_n \) and \( L_{n+1} \) and in the lower switched-inductor cell, the inductors \( L'_n \) and \( L'_{n+1} \) will be in series. In this operating mode, in the first operating zone, the inductors \( L_n \) and \( L_{n+1} \) are discharged by the capacitor \( C_1 \) and source \( V_i \), and the inductors \( L'_n \) and \( L'_{n+1} \) are discharged by capacitor \( C_1 \) and the source \( V_i \), whereas in the second operating zone, \( D = \left( \frac{1}{N + 2} \right) \), the inductors \( L_n \) and \( L_{n+1} \) are charged by the capacitor \( C_2 \) and source \( V_i \), and the inductors \( L'_n \) and \( L'_{n+1} \) are charged by capacitor \( C_1 \) and the source \( V_i \).

A. Extraction the Equations of Voltage Gain and Voltage across Components

The average values of voltage across capacitors \((V_c)\) and output voltage \((V_o)\) in both the operating zones are calculated as:

\[
V_c = \frac{1-D}{1-(N+2)D}V_i > 0 \quad \text{for } D = [0, \left( \frac{1}{N+2} \right)]
\]

\[
V_c = \frac{1-D}{1-(N+2)D}V_i < 0 \quad \text{for } D = \left( \frac{1}{N+2} , 1 \right]
\]

\[
V_o = \frac{(N+1)D}{1-(N+2)D}V_i > 0 \quad \text{for } D = [0, \left( \frac{1}{N+2} \right)]
\]

\[
V_o = \frac{(N+1)D}{1-(N+2)D}V_i < 0 \quad \text{for } D = \left( \frac{1}{N+2} , 1 \right]
\]

where, \( D = T_s/T \) is the duty cycle of switches \( S_2 \) and \( S_3 \).

Considering (6), the buck-boost factor \((B)\) of the converter can be defined as:

\[
B = \frac{V_o}{V_i} = \frac{(N+1)D}{1-(N+2)D}
\]

for \( D = [0, \left( \frac{1}{N+2} \right)] \) and \( D = \left( \frac{1}{N+2} , 1 \right] \)

According to the above equation, in the first operating zone, the voltage gain has the values of \( 0 \leq B \leq 1 \) (as buck) and \( 1 \leq B \leq +\infty \) (as boost) and in the second operating zone, the voltage gain has the values of \( -\infty \leq B \leq -1 \) (as boost).

As presented in (7), the voltage gain \((B)\) is more dependent to duty cycle \((D)\) in comparison to the number of the switched-inductor cells \((N)\). The proposed converter can provide high voltage gain in low duty cycles. Also, this can be seen in Fig. 4. In the first operating zone, \( D \) is limited as \( D < 1/(N+2) \), which is derived by setting the denominator of (7) to be greater than zero. By increasing \( N \), the boundary of \( D \) will be adjusted and therefore \( D \) will be more controllable. However, by increasing \( N \), the sensitivity of the voltage gain to \( D \) will be increased. So, it is suggested to use small number of switched-inductor cells.

Considering (1) to (7), the proportion of the voltage stress across capacitors to the input voltage and the voltage gain with respect to the duty cycle under different number of switched-inductor cells for two buck-boost and boost operating zones, are illustrated in Fig. 4. From Fig. 4 it can be observed that:

- The duty cycle is divided into two operating zones, as \( D = [0, \left( \frac{1}{N+2} \right)] \) and \( D = \left( \frac{1}{N+2} , 1 \right] \), where in the first operating zone, the output voltage is positive and in the second one, the output voltage is negative.

- In \( D = [0, \left( \frac{1}{N+2} \right)] \) operation zone, the proposed converter acts as buck-boost (buck in \( 0 \leq D \leq \left( \frac{1}{2N+3} \right) \) and boost in \( \left( \frac{1}{2N+3} \right) < D < \left( \frac{1}{N+2} \right) \))

![Fig. 4](image-url)
The proposed converter operates as a boost converter in the second operating zone.

The voltage stresses across capacitors are different in two operating zones.

The minimum value of voltage stress, in the second operating zone, is zero. So, in this operating zone, the voltage stress across capacitors is lower.

The number of switched-inductor cells can be increased to the point that the stability ranges are not violated.

The voltages across inductors and diodes in the time intervals $T_0$ and $T_1$ can be obtained as:

$$v_{L,T0} = V_{D,T0} = \begin{cases} 
1-D & V_0 > 0 \text{ for } D = [0, \frac{1}{N+2}] \\
1-D & V_0 < 0 \text{ for } D = (\frac{1}{N+2}, 1] 
\end{cases}$$

$$v_{L,T1} = \begin{cases} 
D & V_0 > 0 \text{ for } D = [0, \frac{1}{N+2}] \\
D & V_0 < 0 \text{ for } D = (\frac{1}{N+2}, 1] 
\end{cases}$$

$$v_{D,T0} = V_{D,T1} = 0$$

$$v_{D,T1} = \begin{cases} 
D & V_0 > 0 \text{ for } D = [0, \frac{1}{N+2}] \\
D & V_0 < 0 \text{ for } D = (\frac{1}{N+2}, 1] 
\end{cases}$$

**B. Extraction of Equations of Currents**

**First Operating Mode (Time Interval $T_0$)**

Assuming that the output load is pure resistive, the instantaneous current flowing through the load will be equal to the average current flowing through the load ($I_{o,av}$), in both the operating zones and in both the time intervals $T_0$ and $T_1$. Therefore, this results that

$$i_{n,T0} = i_{n,T1} = I_{o,av} = \frac{V_o}{R}$$

$$i_{n,T0} = i_{n,T1} = I_{o,av} = \frac{V_o}{R}$$

Considering Fig. 3(a), the instantaneous current flowing through the inductors $L_{n+1}$ and $L'_{n+1}$, in the time interval $T_0$ can be obtained as:

$$i_{L(n+1),T0} = \frac{V_o}{L_{n+1}} t + I_{L,L(n+1)}$$

$$i'_{L(n+1),T0} = \frac{V_o}{L'_{n+1}} t + I_{L,L(n+1)}$$

where $I_{L,L(n+1)}$ and $I_{L,L(n+1)}$ are initial values of currents flowing through the inductors $L_{n+1}$ and $L'_{n+1}$, in the time interval $T_0$.

By replacing $t = T_0 = DT$ in (13) and (14), the maximum current flowing through inductors $L_{n+1}$ and $L'_{n+1}$ ($I_{L,n+1}, I'_{L,n+1}$), at the end of time interval $T_0$, can be obtained as follows:

$$i_{L(n+1),T0}|_{t=T_0=DT} = \frac{V_o}{L_{n+1}} DT + I_{L,n+1}$$

$$i'_{L(n+1),T0}|_{t=T_0=DT} = \frac{V_o}{L'_{n+1}} DT + I'_{L,n+1}$$

Considering (12) to (14) and applying KCL in Fig. 3(a), the instantaneous currents through the capacitors $C_1$ and $C_2$ at the end of the time interval $T_0$ are calculated as follows:

$$i_{C1,T0} = \frac{-(N+1)V_o}{L_{n+1}} t - (N+1)I_{L,n+1}$$

$$i'_{C2,T0} = \frac{-(N+1)V_o}{L'_{n+1}} t - (N+1)I'_{L,n+1}$$

**Second Operating Mode (Time Interval $T_1$)**

In the second operating mode, the currents of inductors $L_{n+1}$ and $L'_{n+1}$ are given by

$$i_{L(n+1),T1} = \frac{V_o}{(N+1)L_{n+1}} t + I_{L,L(n+1)}$$

$$i'_{L(n+1),T1} = \frac{V_o}{(N+1)L'_{n+1}} t + I'_{L,L(n+1)}$$

By applying KCL in Fig. 3(b) and considering (12), (19) and (20), the instantaneous currents through the capacitors $C_1$ and $C_2$ at the end of the time interval $T_1$ are obtained as follows:

$$i_{C1,T1} = \frac{V_o}{(N+1)L_{n+1}} t + I_{L,L(n+1)} - \frac{V_o}{R}$$

$$i'_{C2,T1} = \frac{V_o}{(N+1)L'_{n+1}} t + I'_{L,L(n+1)} - \frac{V_o}{R}$$

$$i_{j,2T1} = \frac{V_o}{(N+1)\left(\frac{1}{L_{n+1}} + \frac{1}{L'_{n+1}}\right)} t + I_{L,L(n+1)} + I'_{L,L(n+1)} - \frac{V_o}{R}$$

According to the current balance law, the average value of currents through capacitors over the switching period equals to zero. So, considering (17), (18), (21) and (22), we have:
The current ripple of inductor is obtained from the difference of its maximum and minimum values. So, considering (27) to (30), the current ripple of inductors is calculated as follows:

\[
I_{pp,L(n+1)} = I_{2,L(n+1)} - I_{1,L(n+1)} = \frac{(1-D)DV_i}{L_{n+1}f[1-(N+2)D]}
\]

(31)

\[
I_{pp,L(n+1)} = I_{2,L(n+1)} - I_{1,L(n+1)} = \frac{(1-D)DV_i}{L_{n+1}f[1-(N+2)D]}
\]

(32)

where \( I_{pp,L(n+1)} \) and \( I_{pp,L(n+1)} \) are the current ripple of inductors \( L_{n+1} \) and \( L'_{n+1} \), respectively.

Considering (31) and (32), it can be observed that \( I_{pp,L(n+1)} = I_{pp,L(n+1)} \), in other words, although the instantaneous current of inductors \( L_{n+1} \) and \( L'_{n+1} \) are not equal but their current ripples are equal. The average value of inductor current \( (I_{L,n})_m \) can be defined as:

\[
I_{L,n} = \frac{I_1 + I_2}{2}
\]

(33)

Considering (27) to (30) and (33), the average value of inductors current \( (I_{L(n+1),m}, I_{L(n+1),m}) \) can be calculated as follows:

\[
I_{L(n+1),m} = \frac{(1-D)DV_i}{[1-(N+2)D]}
\]

(34)

\[
I_{L(n+1),m} = \frac{(1-D)DV_i}{[1-(N+2)D]} \left( \frac{(N+1)}{R[1-(N+2)D])[(1+ND)]} \right)
\]

(35)

Considering \( i_{c1} \) and \( i_{c2} \) from (21) and (22), the voltage ripple of capacitors can be obtained as follows:

\[
V_{pp,c1} = \frac{1}{C_1} \int_0^{T_f} i_{c1} \, dt
\]

(36)

\[
V_{pp,c2} = \frac{1}{C_2} \int_0^{T_f} i_{c2} \, dt
\]

(37)
Fig. 5 Voltage and current waveforms in the first operating zone where $D = [0, \frac{1}{N+2})$: (a) buck; (b) boost.
By replacing $V_C$, $I_{2,2L(n+1)}$, and $I_{2,L/(n+1)}$ from (5), (28) and (29) in (36) and (37), then simplifying them, we have:

$$V_{pp,C1} = \frac{(N + 1)^2 D^2 (1 - D) V_c}{RC_f [1 - (N + 2)D]^2 (1 + ND)}$$  \hspace{1cm} (38)

$$V_{pp,C2} = \frac{(N + 1)^2 D^2 (1 - D) [1 + (N + 2)ND] V_c}{RC_f [1 - (N + 2)D]^2 (1 + ND)}$$  \hspace{1cm} (39)

According to extracted equations, the voltage and current waveforms of the proposed converter in the first operating zone for buck and boost operation modes are shown in Figs. 5(a) and 5(b), respectively.

3 Designing of Values of L and C

Ripples of capacitor voltage and inductor current affect the stability of the converters. To properly design the values of $C_1$ and $C_2$, the allowable voltage ripple $x_{c,L}$% may be used, which is defined as follows [24]:

$$x_{c,L} = \frac{V_{pp,c}}{V_c} \times 100\%$$  \hspace{1cm} (40)

By substituting the values of $V_c$, $V_{pp,C1}$ and $V_{pp,C2}$ from (5), (38) and (39) into (40), the rated value of $C_1$ and $C_2$ are calculated as follows:

Table 1 Comparison of characteristics for variety of the buck and boost converters.

<table>
<thead>
<tr>
<th>Converter</th>
<th>Voltage Gain ($V_c/V_i$)</th>
<th>Stress voltage across the capacitors ($V_c$)</th>
<th>Advantages</th>
<th>Disadvantages</th>
<th>Some features</th>
</tr>
</thead>
<tbody>
<tr>
<td>The conventional Z-source Converter</td>
<td>1</td>
<td>1 - 2D</td>
<td>- Having two operating zones - Step-down and step-up capability - Using in all of conversions</td>
<td>- Needing one switch (or diode) before the LC network - Diode prevents the reverse current.</td>
<td>Diode creates an unpleasant operation mode in the non-ST switching state.</td>
</tr>
<tr>
<td>The conventional Z-H boost converter</td>
<td>1</td>
<td>1 - 2D</td>
<td>- Having two operating zones - Elimination of diode before the LC network - Using in all of conversions without any change in its topology</td>
<td>- Needing four bidirectional switches in all of conversions</td>
<td>It has only step-up capability.</td>
</tr>
<tr>
<td>The conventional Z-H buck converter</td>
<td>1 - 2D</td>
<td>1 - 2D</td>
<td>- Having two operating zones - Elimination of diode before the LC network - Using in all of conversions without any change in its topology</td>
<td>- Needing four unidirectional switches in dc/dc, dc/ac and ac/dc conversions - Needing four bidirectional switches in ac/ac conversions</td>
<td>It has only step-down capability.</td>
</tr>
<tr>
<td>The Z-H buck-boost converter [21]</td>
<td>D</td>
<td>1 - 2D</td>
<td>- Having two operating zones - Elimination of diode before the LC network - Step-down and step-up capability - Using in dc/dc, dc/ac and ac/ac conversions without any change in its topology</td>
<td>- In this converter, in the denominator of the voltage gain, the factor of the duty cycle is 2. So, the converter will have the maximum voltage gain when duty cycle is close to half.</td>
<td></td>
</tr>
<tr>
<td>The proposed buck-boost Z-H converter</td>
<td>(N + 1)D</td>
<td>1 - (N + 2)D</td>
<td>- Having two operating zones - Elimination diode before the LC network - Can provide high voltage gain in low duty cycles. - Using in dc/dc, dc/ac and ac/ac conversions without any change in its topology</td>
<td>- Needing four bidirectional switches</td>
<td></td>
</tr>
</tbody>
</table>
\[ L'_{n+1} = \frac{(1-(N+2)D)(1+ND)(1-D)R_1}{D(N+1)^2} \] (46)

4 Comparison of the Proposed and Some of the Similar Converters

The proposed converter has multiple advantages. It can produce lower or higher voltage than the input voltage; due to the existence of LC network, the reliability of the converter is increased; it can be applied for dc-dc, dc-ac and ac-dc conversions without any change in its structure; moreover, it eliminates ST switching state due to Z-source LC network.

A comparison between conventional Z-source inverter, conventional Z-H buck and boost converters, the Z-H buck-boost converter [21] and the proposed buck-boost Z-H converter are shown in Table 1. Although the proposed converter has higher number of the passive and active elements in comparison to some of the presented converters, it provides multiple advantages.

In conventional Z-source inverters, number of the switches is higher than the proposed converter. Also, the conventional Z-source inverter has a front-end diode that it adds to the losses of the inverter. Therefore, in similar conditions, according to [21], power loss of the conventional Z-source inverter is higher than the power loss of the proposed converter and this shows the higher efficiency of the proposed switched-inductor based Z-H buck-boost converter.

5 Simulation Results

In order to evaluate the operation accuracy of the proposed converter, the simulation results in PSCAD/EMTDC software are presented. The proposed converter in two-cell switched inductor structure is shown in Fig. 6. Table 2 gives the values of the utilized parameters in the simulation. Fig. 7 illustrates the simulation results in the first operating zone for buck operation by assuming \( B = 0.5 \), \( D = 0.1 \) and \( N = 2 \) and for boost operation by assuming \( B = 3 \), \( D = 0.2 \) and \( N = 2 \).

5.1 Calculation of the Values of the Capacitors and Inductors

Based on the explanations in section III, the values of capacitors and inductors can be obtained as follow:

For \( D = 0.1 \), \( N = 2 \), \( I_{pp,L(n+1)} = I_{pp,L(n+1)} = 0.24A \), \( V_c = 30V \), \( V_{pp,C1} = 0.6V \) and \( V_{pp,C2} = 0.36V \) the values of inductors and capacitors can be calculated as follow:

From (40), the allowable voltage ripples \( x_{c1}\% \) and \( x_{c2}\% \) are given by:

\[ x_{c1}\% = \frac{V_{pp,C1}}{V_c} = 0.6 = 0.02 \]
\[ x_{c2}\% = \frac{V_{pp,C2}}{V_c} = 0.36 = 0.012 \]

From (41) and (42), the rated value of the capacitances \( C_1 \) and \( C_2 \) is equal to:

\[ C_1 = \frac{(N+1)^2D^2}{Rf[1-(N+2)D)](1+ND)x_{c1}\%} = 50\mu F \]
\[ C_2 = \frac{(N+1)^2D^2}{Rf[1-(N+2)D)](1+ND)x_{c1}\%} = 50\mu F \]

From (43) and (44), the allowable current ripples \( x_{L(n+1)}\% \) and \( x_{L(n+1)}\% \) are given by:

\[ x_{L(n+1)}\% = \frac{I_{pp,L(n+1)}}{I_{L(n+1)}w} = 0.096 \]
\[ x_{L(n+1)}\% = \frac{I_{pp,L(n+1)}}{I_{L(n+1)}w} = 0.28 \]

From (45) and (46), the rated values of the inductances \( L_1 \) and \( L_2 \) are equal to:

![Proposed converter in two-cell switched inductor structure.](image)

**Table 2** Values of utilized parameters in the simulation

<table>
<thead>
<tr>
<th>( f_s )</th>
<th>( R_L )</th>
<th>( C_L )</th>
<th>( L_L )</th>
<th>( V_i )</th>
<th>Duty Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>25kHz</td>
<td>50Ω</td>
<td>50μF</td>
<td>500μH</td>
<td>20V</td>
<td>( D = 0.1 ) Buck</td>
</tr>
<tr>
<td></td>
<td>200Ω</td>
<td></td>
<td></td>
<td></td>
<td>( D = 0.2 ) Boost</td>
</tr>
</tbody>
</table>
\[ L_{n+1} = \frac{(1 - (N + 2)D)(1 - N + ND)R_L}{(N + 1)f x_{L(n+1)}} \times 10^6 = 500 \mu H \]

\[ L'_{n+1} = \frac{(1 - (N + 2)D)(1 - N + ND)(1 - D)R_L}{D(N + 1)^2 f x_{L(n+1)}} \times 10^6 = 500 \mu H \]

### 5.2 Calculation of Voltages and Currents Values

The following results are obtained considering \( B = 0.5 \), \( D = 0.1 \) and \( N = 2 \). From (6) and (12), the output voltage and current of the converter in the time intervals \( T_0 \) and \( T_1 \) are as \( V_o = 10V \) and \( i_o = 2A \), respectively. Considering (5), the average voltage across capacitors \( C_1 \) and \( C_2 \) in both the time intervals is \( V_C = 30V \). From (8) to (11), the values of the voltages across inductors and diodes, in the time intervals \( T_0 \) and \( T_1 \) are obtained as \( V_{L,3,0} = V_{D,1,0} = 30V \), \( V_{L,1,1} = -3.3V \), \( V_{D,1,0} = V_{D,1,1} = 0 \) and \( V_{D,1,1} = 3.3V \).

From (27)-(30), the current values of the inductors \( L_1 \) and \( L'_1 \) at the end of the time intervals \( T_0 \) and \( T_1 \) are as \( I_{L,1,3} = 2.38 \), \( I_{L,1,3} = 2.62 \), \( I_{L,1,3} = 0.95 \), and \( I_{L,1,3} = 0.71 \), respectively. By replacing \( t = T_0 = DT \) in (17) and (18), the instantaneous currents through the capacitors \( C_1 \) and \( C_2 \) at the end of the time interval \( T_0 \) are obtained as \( i_{C,0,1} = 0.50 \) and \( i_{C,1,1} = 0.38 \) and \( i_{C,1,1} = 1.09 \).

According to (31) and (32), the value of current ripples of the inductors is obtained as \( I_{L,3,\omega} = 0.24A \) and \( I_{L,3,\omega} = 0.83A \). From (38) and (39), the voltage ripple of capacitors \( C_1 \) and \( C_2 \) are obtained as \( V_{PP,L,1} = 0.6V \) and \( V_{PP,L,2} = 0.36V \), respectively. The results obtained from the simulations confirm the accuracy of the theoretical calculations and correspond to the waveforms illustrated in Fig. 5(a). The above calculations are for the buck operation and in the same way; they can be repeated for the boost operation.
Fig. 7 Simulation results of the proposed converter in the first operating zone as $D = \{0, \frac{1}{N+2}\}$; (a) buck operation for $B = 0.5$, $D = 0.1$ and $N = 2$; (b) boost operation for $B = 3$, $D = 0.2$ and $N = 2$. 

350 Iranian Journal of Electrical & Electronic Engineering, Vol. 13, No. 4, December 2017
6 Conclusion

In this paper, a generalized Z-H buck-boost converter with switched inductor cells was proposed. The operation principles were given and voltage and current equations of all the components were presented. It was shown that the proposed structure can work in both buck and boost operating modes; the voltage gain can be increased by adjusting the duty cycle and changing the number of switched inductor cells; due to the elimination of the diode before LC network the reverse flow of energy is possible; and due to Z-H structure, there is no ST switching state and there is no need for additional filter. The current and voltage ripple equations of the components of the proposed structure were obtained. Also, the optimum values of the inductors and the capacitors were given. In order to confirm the accuracy of the calculations, the simulation results were performed and presented for \( N = 2 \) cells. It was observed that the simulation results were in accordance with the mathematical calculations.

References


E. Babaei received the Ph.D. degree in Electrical Engineering from University of Tabriz, in 2007. In 2007, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz. He has been Professor since 2015. He is the author and co-author of more than 340 journal and conference papers. He also holds 19 patents in the area of power electronics. His current research interests include the analysis, modelling, design, and control of Power Electronic Converters and their applications, Renewable Energy Sources, and FACTS Devices. Prof. Babaei has been the Editor-in-Chief of the Journal of Electrical Engineering of the University of Tabriz, since 2013. He is also currently an Associate Editor of the IEEE Transactions on Industrial Electronics and IEEE Transactions on Power Electronics. He has been the Corresponding Guest Editor for different special issues in the IEEE Transactions on Industrial Electronics. In addition, Prof. Babaei has been the Track Chair, organizer of different special sessions and Technical Committee member in most important international conferences organized in the field of Power Electronics. Several times, he was the recipient of the Best Researcher Award from the University of Tabriz. Prof. Babaei has been included in the Top One Percent of the World’s Scientists and Academics according to Thomson Reuters’ list in 2015 and 2016. From Oct. 1st until Dec. 30th 2016, he has been a Visiting Professor at the University of L’Aquila, Italy.

H. Feizi received the B.Sc. degree in power engineering from the Azarbaijan Shahid Madani University, Tabriz, Iran, in 2013, and the M.Sc. degree in power engineering from the University of Tabriz, Tabriz, Iran, in 2015. She is a member of Young Researchers and Elite Club, Ahar Branch, Islamic Azad University, Ahar. Her main research interests include renewable energy sources, soft switching power converters, power quality and electric vehicles.

R. Gholizadeh-Roshanagh received from Azarbaijan Shahid Madani University, Iran, the M.Sc. and Ph.D. degrees in Electrical Eng. in 2011 and 2016, respectively. Currently, he is a researcher at the Niroo Research Institute, Tehran, Iran. Also, he is a member of Young Researchers and Elite Club, Ahar Branch, Islamic Azad University, Ahar, Iran. His major fields of interest include smart grid, power distribution system expansion planning, applications of optimization algorithms in power systems, dc networks, power converters and power system dynamics, stability, and control.