Implementation of Low-Cost Architecture for Control an Active Front End Rectifier

A. Hamidi*, A. Ahmadi*** and S. Karimi**(C.A.)

Abstract: In AC-DC power conversion, active front end rectifiers offer several advantages over diode rectifiers such as bidirectional power flow capability, sinusoidal input currents and controllable power factor. A digital finite control set model predictive controller based on fixed-point computations of an active front end rectifier with unity displacement of input voltage and current to improve dynamic response has been presented in this paper. Here by using a predictive cost function and fixed-point computations, the optimal switching state to be applied in the next sampling is selected. The low-cost architecture is implemented on a FPGA platform. Designed architecture is constructed based on fixed-point arithmetic with minimal functional units. The control algorithm, which is used in this architecture, is Finite-Set Model Predictive Control (FS-MPC). Compared with other controllers, this controller provides a much better dynamic performance. Finally, in order to evaluate the accuracy of the fixed-point computations several cases for various loading conditions and word lengths are verified.

Keywords: Active Front End Rectifier, Fixed-Point Computations, Low-Cost Architecture, Predictive Control, Word Length.

1 Introduction

ACTIVE-FRONT-END Rectifiers (AFE) are currently a well-suited alternative to diode rectifiers, because they produce sinusoidal input currents with unity displacement of power factor, low harmonic input current and bidirectional power flow [1], [2]. AFE rectifier can be used in renewable energies and active power filter where interconnection stages are essential [3]. Different control scheme applied to power electronic converters have been classified as: Voltage Oriented Control (VOC) and Direct Power Control (DPC) which is investigated in [4]. Recently, finite-control-set model-predictive-control has been successfully addressed to control AFES [5]. It has been successfully applied to several power electronics devices such as DC-DC converters (buck and boost), DC-AC converters (Two-level VSI, Neutral Point Clamped, Cascaded H-Bridge Inverter and Flying-Capacitor Inverter), AC-DC converters (Single-phase Boost Converter, Asymmetric Half Bridge converter, Active-Front-End Rectifier and Current Source Rectifier) and AC-AC converters (Modular Multilevel Converter, Direct Matrix Converter and Indirect Matrix Converter) [6]. Model Predictive Control (MPC) offers many advantages; in particular, it can be used in a variety of process, being simple to apply in multivariable systems. Furthermore, the inclusion of nonlinearities and constraints in the control law is straightforward [6]. Moreover, this scheme does not require internal current control loops and modulators, which greatly reduces its complexity. This digital control technique has successfully been applied to a wide range of power converters, drives and energy system applications [7], [8]. In Finite Control Set Model Predictive (FCS-MPC) there are limited number of switching states of the power converter for solving the optimization problem and a cost function is used as a criterion to select the optimal future actions [9], [10]. This control technique uses a model of the system to calculate predictions of the future behavior of the
system for a given set of possible actuations for a predefined time horizon. The sequence of actuations that minimizes a cost function, which synthesizes the control objectives, is selected, and the first element of the sequence is applied. This optimization is repeated every sampling time considering the new measured data [11]. In this work, a FCS-MPC technique has been used to control an AFE rectifier with unity power factor. FCS-MPC uses a discrete-time model of the system and selects the optimal firing actuation to converter for the next sampling period based on minimum cost function [12].

In the present study, the basic purpose is to evaluate a low-cost architecture of a digital controller for an AC-DC rectifier using FCS-MPC concept. As a proof of concept, the controller is implemented on a FPGA platform (Xilinx vertex II), based on predictive control and fixed point arithmetic. In previous works, controllers are implemented using based block-diagram high level synthesis tools, such as XILINX VIVADO or ALTERA QUARTUS. These synthesis tools provide an easy design platform using functional description of the algorithm, but design details are hidden from designer, which makes it suitable for lab prototyping but not applicable for industrial designs in which designer needs an optimized implementation suitable for embedded or integrated circuit hardware realization. For instance, accuracy and implementation cost (bit-width vs. required hardware) is normally ignored in automated design synthesis. Further, without deep knowledge of hardware design and synthesis, proper trade-offs between different design parameters such as, implementation cost, speed, reliability, precision and power consumption are not possible. In this work, unlike previous works, we present an explicit design architecture and details, which give the transparency to future designers to acquire this design approach and apply modifications for further improvements and/or industrial applications.

With this approach, the controller design is optimum in terms of required resources (only two adder and two multiplier), which makes it an efficient candidate for an integrated circuit implementation of this controller. With this approach variety of switching control algorithms can be transformed to firmware hardware with practical industrial application. There are several challenges in transforming a software algorithm to a firmware design including: required resources, limitation of mathematical operations in hardware, precision, data management and control.

In this work computation accuracy is evaluated for different word-lengths. There is a trade-off between word-length and hardware cost. This scheme predicts behavior of future input currents for each switching state of the converter. The cost function evaluates predicted value for input currents with their references and minimizes the error between them at the end of each sampling time and then the optimum switching states apply to power switches.

The paper is organized as follows. In Section 2, the Operation of the AFE rectifier is analyzed. In Section 3, the model predictive control of active front end rectifier is introduced. In Section 4, hardware implementation is presented. In Section 5, implementation results are presented and the conclusions are presented in Section 6.

2 Operation of the AFE Rectifier

The AFE rectifier topology is shown in Fig. 1 which corresponds to a fully controlled three phase bridge with semiconductor switches(IGBTs) connected to the three-phase voltage supply ($V_u$, $V_v$, $V_w$) using the input filter inductances ($L$) and resistances ($r$). The model of the ac side of the rectifier is:

$$V_u = r_i + L \frac{di_u}{dt} + V_u + V_{ON}$$

(1)

$$V_v = r_i + L \frac{di_v}{dt} + V_v + V_{ON}$$

(2)

$$V_w = r_i + L \frac{di_w}{dt} + V_w + V_{ON}$$

(3)

$V_{ON}$ is the common mode voltage between the floating neutral of the source and the negative bus of the rectifier, considering balanced input voltages and no neutral current, can be calculated as [13]:

$$V_{ON} = \frac{V_{a0} + V_{v0} + V_{w0}}{3}$$

(4)

Considering each rectifier voltage given by

$$V_{a0} = S_u V_{dc} \quad V_{v0} = S_v V_{dc} \quad V_{w0} = S_w V_{dc}$$

(5)

where $S_u$, $S_v$, $S_w$ are the switching states (1 if the corresponding upper switch is ON or 0 if it is OFF) and $V_{dc}$ is the dc voltage. According to the above equations the ac side can be modeled as:

$$L \frac{di_u}{dt} = -r_i + V_u - \frac{1}{3} (2S_u - S_v - S_w) V_{dc}$$

(6)

$$L \frac{di_v}{dt} = -r_i + V_v - \frac{1}{3} (-S_u + 2S_v - S_w) V_{dc}$$

(7)

Fig. 1 AFE rectifier topology.
controller. Output voltage ($V_{dc}$) measured and compared with its reference ($V_{dc}^*$), then apply to PI controller. PI controller is used to set reference currents ($I_{ref}$) from the error signal between the measured and reference DC voltage. The predictive controller uses a current reference which obtained by the dc-link PI controller, the output of the dc-voltage controller is multiplied by the input voltage in order to obtain the in phase sinusoidal references.

In digital controller the future current ($i_d[k+1]$) will predict then compared with its reference ($i_d^*[k+1]$) by cost function. The cost function minimizes the error between the predicted currents and their references at the end of each sampling time. Finally, the switching state that minimize the cost function apply to IGBTs.

To find a suitable discrete model of the converter a first order forward difference approximation of the derivative can be used [13]. In the AFE rectifier the current derivatives are calculated as

$$\frac{di_s}{dt} = \frac{i_s^*(k+1) - i_s(k)}{T_s}, \quad s = u, v, w$$

where $T_s$ is sampling time. According to these equations, the discrete model of the AFE rectifier is given by

$$i_s(k+1) = i_s(k) + \frac{T_s}{L} (V_s(k) - MSV_{dc}(k))$$

where $K_i=1/T_s$. The currents error of each input can be defined as

$$e_s = i_s^*(k+1) - i_s(k+1)$$

where $i_s^*$ is current reference. The cost function is calculated by

$$g = e_s^T e_s$$

### 4 Hardware Implementation

FPGAs contain an array of programmable logic blocks, and a hierarchy of reconfigurable interconnects.

---

**Fig. 2 Proposed control scheme for the rectifier.**
that allow the blocks to be wired together, like many logic gates that can be inter-wired in different configurations. Some of the major disadvantages of the conventional microprocessor or DSP controls could overcome by using FPGA, because it can be designed to perform any application and is not specific to a particular function. The FPGA can be more efficient than the conventional controller due to fast prototyping, software design and simple hardware design. Also, the written code is almost independent from the architecture of the device and the hardware is reconfigured easily. Other advantages over other traditional devices are different and probably shorter design cycles, low-power consumption, and higher density for implementing digital control system [15].

The FPGA is suitable for systems which require relatively simple computation and fast processing time; complex control algorithms with complicated computations could be easier implemented by software in the FPGA, as they may embed a true microprocessor. The results of this co-design is increasing the flexibility of the designed system and reducing the development time [16]. The speed, size, and the number of I/O pins of a modern FPGA far exceed that of a microprocessor or DSP. These features allow to improve the implementation of predictive control algorithm by means of calculates the next step currents and error functions for all the inputs simultaneously [13].

The biggest issue in the most of previous approaches, however, is their hardware design approach. Since hardware implementation of the control algorithm is a multidisciplinary field, it is a challenge for power electronic designers to consider and solve both control algorithm issues and hardware design efficiency at the same time. Our approach presents a new direction in this regard. We are introducing a design method based on a predefined soft-architecture in which hardware datapath is synthesized. This approach provides a solution for power electronic engineers by which they can design efficient control hardware with minimum cost. This is different from a microcontroller-based approach which is limited to the hardware resources available on the microcontroller chip. Also, it is different from other FPGA-based approaches and automatic synthesis tools, which either offer simplified drag and synthesis methods by hiding design complexity or offer a large amount of hardware and FPGA parameters and professional design details.

In this section, we present and analyze the implementation details of the fixed-point based architecture. Our purpose is to control the current in fixed-point based architecture for different word-lengths. For simulation results, component designs were coded in VHDL. Our target device is Xilinx vertex II, which contains 4.3 Mb on-chip memory and Xilinx ISE development tools were used to simulate and synthesize our architecture. The controller has implemented on FPGA and control signals have achieved. The flow chart of computation is shown in Fig. 3. In this flow chart since we have three switches (\(s_u, s_v, s_w\)) thus 8 (23) switching states are possible. The algorithm selects the state that minimizes the cost function.

The block diagram of the hardware in this project is shown in Fig. 4. In this block diagram input currents \((i_u, i_v, i_w)\), input voltages \((v_{in}, v_{in}, v_{in})\) and DC-link voltage \((v_{dc})\) are inputs and optimum switching states \((s_u, s_v, s_w)\) are outputs.

In this block diagram the 3 bits counter provides 8 switching states. In the formulation section, we have a scheduling (arithmetic structure) diagram for computing cost function, which is represented in the Fig. 5. In this scheduling diagram, we have eleven steps to calculate...
cost function. The minimization section by using cost function, compare predicted currents with their references and finally selects the state that minimizes the cost function, then this state is applied to the switches.

The hard-ware implementation of controller is represented at fig.6. This architecture contains two booth multiplier, two ripple carry adder, 11 multiplexers (mux), 3 registers, etc. Datapath and required arithmetic units are determined based on scheduling diagram and their mapping to the proposed hardware. Sequencer, which is essentially a finite state machine (FSM), provides control signals for the functional units to operate based on the control algorithm. The delay produced by the hardware, gate drivers and switching devices is inevitable. A simple solution to compensate this delay is to take into account the calculation time and apply the selected switching state after the next sampling instant. Here, the measured currents and the applied switching state at time $t_k$ are used to estimate the value of the load currents at time $(k+1)$. Then, this current is used as a starting point for the predictions for all switching states.

These predictions are calculated by using the load model shifted one step forward in time [17].

Table 1 shows resource usage in fixed-point based architecture for various word-lengths.

![Arithmetic structure (Scheduling) for computing cost function.](image)
Fig. 6 proposed low-cost architecture.

<table>
<thead>
<tr>
<th>Table 1 Required hardware resources.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word-length</td>
</tr>
<tr>
<td>32-bits</td>
</tr>
<tr>
<td>24-bits</td>
</tr>
<tr>
<td>15-bits</td>
</tr>
</tbody>
</table>

5 Implementation Results

This section evaluates computation accuracy of the implemented fixed-point based architecture for the control system. Digital circuits are implemented on a XILINX Vertex-II Pro development board. The converter parameters are represented in Table 2.

DC-link reference is taken as 55V which compared with output DC-link voltage. The error calculated from the reference and output DC voltage is used as an input to PI controller. The reference current is calculated with this PI controller. This reference current is compared with predicted input current for all possible switching states for the active front end rectifier. Hence cost functions are found for 8 valid switching states of the converter; the switching state corresponds to minimum cost function is selected for the next sampling time firing actuation.

Figs. 7-9 display the output voltage under negative load step changes for various word lengths (WL). Every word length consists of integer and fraction parts and one bit is considered as a sign bit. The word length, integer length and fraction length are selected based on the nature of numbers and their corresponding calculations. For word lengths greater than 32 bits, round-off errors have no effect on the outputs accuracy, but the system cost will be increased and calculation speed will be decreased. For word lengths smaller than 15 bits the outputs are severely erroneous and would not be acceptable. To find an optimal word length, one should consider a tradeoff between the output accuracy and implementation cost of the system. The results for positive load step change are similar to negative step. Here voltage overshoot/undershoot, transition time ($T_{\text{tran}}$), total harmonic distortion (THD) and power factor of input currents are considered as accuracy cost measures. To evaluate performance of the controller negative load current steps are considered. In these states load resistance at $t=0.15s$ changes from 30Ω to 20Ω, 15Ω and 10Ω.

<table>
<thead>
<tr>
<th>Table 2 Value of the converter parameters.</th>
</tr>
</thead>
<tbody>
<tr>
<td>parameter</td>
</tr>
<tr>
<td>$V_{\text{rms}}$</td>
</tr>
<tr>
<td>$f_s$</td>
</tr>
<tr>
<td>$C$</td>
</tr>
<tr>
<td>$L$</td>
</tr>
<tr>
<td>$r$</td>
</tr>
<tr>
<td>$V_{\text{dc}}$</td>
</tr>
<tr>
<td>$T_s$</td>
</tr>
</tbody>
</table>

5.1 Word length (WL) is 32 bits

In this case integer length is 12 bits and fraction length is 19 bits. At $t=0.15s$ load resistance changes from 30Ω to 20Ω, 15Ω and 10Ω. For load changing from 30Ω to 20Ω, input current and voltage and output voltage are shown in Fig 7(a) Here THD of input...
currents are equal, and their values are 3.22%. This figure reveals the unity power factor because the angle between input voltage and current is zero degree. It can be observed from Fig. 7(a) that undershoot of output voltage is 3.5v and recovery time is 0.05s.

Results for 30Ω to 15Ω are depicted in Fig. (b). It can be observed that undershoot of output voltage is 7v and recovery time is 0.1s. In this case THD of input current is 3.39% and power factor is equal to 1.

In Fig. 7(c) results for load changing from 30Ω to 10Ω are represented. The undershoot of the output voltage is 12v and recovery time is 0.12s. Here THD of the input currents are equal, and their values are 3.5%. The angle between input voltage and current after load changing is 82.2º (power factor=0.13).

5.2 Word length (WL) is 24 bits

In this part for all cases integer length is 10 bits and fraction length is 13 bits. Results for this state are depicted in Fig. 8. It can be observed from Fig. 8(a) that for load changing from 30Ω to 20Ω undershoot of output voltage is 4v and recovery time is 0.07s. In this case THD is 4.45% and we observe unity power factor. Input current and voltage and output voltage for load changing from 30Ω to 15Ω are shown in Fig. 8(b). Here THD of the input currents are equal, and their values are 4.55%. This figure reveals the unity power factor. It can be observed that undershoot of the output voltage is 8v and recovery time is 0.12s.

Results for load changing from 30Ω to 10Ω are depicted in Fig. 8(c). In this figure undershoot of output voltage is 13v and recovery time is 0.15s. THD of input current is 4.67% and after load changing the angle between input voltage and current is 84.2º (power factor=0.1).

5.3 Word length (WL) is 15 bits

In Fig. 9 results for this case is represented. Here integer length is 5 bits and fraction length is 9 bits. Similar to another sections at t=0.15s load resistance changes from 30Ω to 20Ω, 15Ω and 10Ω. For load
changing from $30\Omega$ to $20\Omega$ output results are depicted in Fig. 9(a). In this figure undershoot of output voltage is 5v and recovery time is 0.15s. Here THD of input currents are equal, and their values are 7.15%. The angle between input voltage and current is zero.

In Fig. 9(b) results for load changing from $30\Omega$ to $15\Omega$ are represented. Here THD of input currents are equal, and their values are 7.2%. This figure reveals the unity power factor. The undershoot of output voltage is 8v and recovery time is 0.17s.

Results for load changing from $30\Omega$ to $10\Omega$ in Fig. 9(c) are depicted. It can be observed from this figure, that undershoot of output voltage is 13v and recovery time is 0.19s and steady state of output voltage is smaller than 55v. Here THD of input currents are equal, and their values are 7.5%. The angle between input voltage and current after load changing is $85.4^\circ$ (power factor=0.08).

The results for all cases are represented in Table 3. According to result values for all cases, in smaller WL are the THD, undershoot and recovery time are bigger, so a tradeoff exists between these parameters.

In [13] there is an FPGA design, which is based block-diagram high level synthesis tools (XILINX SPARTAN 3E). In this work word-length is fixed and is 29 bits. In our project we consider various word-length. There is a trade-off between word-length, used resources and output precision, considering gives design flexibility. In other implementations, the controller does not have this flexibility. In previous works by using automated synthesis tools, the software considers many functional units such as adder and multiplier; as a result, the implementation cost increases. But in this work we design a controller with minimum functional units (only two adders and two multipliers). The area on chip of these functional units is variable and dependent on word length.

6 Conclusions

In this article, a low-cost architecture for a digital controller to improve dynamic response of an AC/DC three phase rectifier is presented. For designing this controller we have used predictive control algorithm. This scheme predicts behavior of future input currents for each switching state of the converter. The cost function appraises predicted value for input currents with their references at the end of each sampling time

---

**Table 3** Summary of the results for all conditions.

<table>
<thead>
<tr>
<th>Load Changing</th>
<th>THD%</th>
<th>Power Factor</th>
<th>Recovery Time (s)</th>
<th>Undershoot (v)</th>
<th>Load Changing</th>
<th>THD%</th>
<th>Power Factor</th>
<th>Recovery Time (s)</th>
<th>Undershoot (v)</th>
<th>Load Changing</th>
<th>THD%</th>
<th>Power Factor</th>
<th>Recovery Time (s)</th>
<th>Undershoot (v)</th>
</tr>
</thead>
<tbody>
<tr>
<td>WL=32</td>
<td>3.22</td>
<td>1</td>
<td>0.05</td>
<td>3.5</td>
<td>3.39</td>
<td>1</td>
<td>0.1</td>
<td>7</td>
<td>3.39</td>
<td>0.13</td>
<td>1</td>
<td>0.12</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>WL=24</td>
<td>4.45</td>
<td>1</td>
<td>0.07</td>
<td>4</td>
<td>4.55</td>
<td>1</td>
<td>0.12</td>
<td>8</td>
<td>4.67</td>
<td>0.1</td>
<td>1</td>
<td>0.15</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>WL=15</td>
<td>7.15</td>
<td>1</td>
<td>0.15</td>
<td>5</td>
<td>7.2</td>
<td>1</td>
<td>0.17</td>
<td>8</td>
<td>7.5</td>
<td>0.08</td>
<td>1</td>
<td>0.19</td>
<td>13</td>
<td></td>
</tr>
</tbody>
</table>
and minimizes the error between them and then the optimum switching states apply to power switches. Another concept that has used for controller design is fixed-point computation. The designed hardware is examined in three word lengths to evaluate the computation precision. The main purpose of this design is to minimize the transient time, overshoot/undershoot current and THD of input currents. In this work by using minimal functional unit (low cost architecture) we design a controller that its results show more accuracy in the computation and improvement in the dynamic response of the proposed converter. There is a tradeoff between architecture cost and accuracy of output parameters.

References


A. Hamidi was born in Aleshtar, Iran, in 1980. He received the B.Sc. degree in electronic engineering from Shahid Rajaee University, Tehran, Iran, in 2002, and the M.Sc. degree in electronic engineering from the Department of Electrical Engineering, Razi University, Kermanshah, Iran, in 2007, where he is currently a Ph.D. student of electronic engineering, Razi University. From 2016 to 2017, he was a visiting scholar at the University of Windsor, Canada. His current research interest includes hardware implementation of signal processing systems, high-level synthesis, analog and digital electronic circuit design and optimization, and artificial neural networks.
A. Ahmadi received the B.Sc. and M.Sc. degrees in electronics engineering from the Sharif University of Technology and Tarbiat Modares University, Tehran, Iran, in 1993 and 1997, respectively, and the Ph.D. degree in electronics from the University of Southampton, U.K., in 2008. He was with Razi University, Kermanshah, Iran, as a Faculty Member. From 2008 to 2010, he was a Fellow Researcher with the University of Southampton. He is currently an Associate Professor in the Electrical Engineering Department, Razi University and visiting scholar at the University of Windsor, Canada. His current research interest includes neuromorphic, hardware implementation of signal processing systems, bio-inspired computing, memristors and hardware security.

S. Karimi was born in Kermanshah, Iran, in 1972. He received the B.S. degree from University of Tabriz, Tabriz, Iran, in 1995, the M.S. degree from Sharif University of Technology, Tehran, Iran, in 1997, and the Ph.D. degree in electrical engineering from the Université Henri Poincaré, Nancy, France, in 2008. He is currently an Assistant Professor with Department of Electrical Engineering, Faculty of Engineering, Razi University, Kermanshah, Iran. His research interests are active power filters, power quality, FACTS Devices and fault tolerant converters.