An Improved Control Method Based on Modified Delta-Sigma Modulator for Buck Converter

M. Abarzadeh* (C.A.), F. Eshaghi* and E. Najafi Aghdam*

Abstract: This paper proposes an improved control method based on modified Delta-Sigma Modulator (DSM) to enhance transient response and improve harmonic contents of buck DC-DC converter. The main advantages of the proposed method are improving the output voltage frequency spectrum, correction of the output voltage harmonic contents and sideband harmonics, reduction of switching noise peaks at the output voltage, operating buck converter in continuous current mode independent of load current, significant reduction of inductor current ripple, improving the transient response of buck converter and correction of the input current harmonics. This progress is achieved by applying improved control method based on proposed forgetting function to enhance transient response of buck converter and also by using modified DSM to improve harmonic spectrum of the output voltage and reduce inductor current ripples. The simulation results confirm performance and feasibility of the proposed system.

Keywords: Buck Converter, Delta-Sigma Modulation, Forgetting Function, Switching Noise Reduction.

1 Introduction

DC-DC converters are widely used in renewable energy conversion systems (RECS), maximum power point tracking (MPPT) controllers and battery chargers to regulate variable input voltage to desired reference dc output voltage [1-4]. The regulation is normally achieved by pulse width modulation (PWM) at a fixed frequency and the switching device is normally IGBT or MOSFET. The buck DC-DC converter provides the output voltage lower than input dc voltage with the same polarity of input dc voltage [1].

Most of power converters are controlled by PWM strategy which is based on comparison between the reference signal and the periodic saw-tooth wave carrier signal in every carrier period. Consequently, large switching noise component for each multiple of the carrier frequency appears [1,3,5]. Moreover, this switching process produce considerable sideband harmonics over a wide frequency range around the multiple carrier-frequency clusters [1,4]. These undesirable harmonic clusters cause serious malfunctions, such as acoustic noise, harmonic heating effects, mechanical vibration, switching losses in the semiconductor and electromagnetic interference (EMI) [5-7]. Hence, these drawbacks can be harmful in noise sensitive applications such as wireless communication systems and RF circuits [5-7]. By applying PWM method to switch-mode power converters, the output voltage has harmonic clusters around integer coefficients of switching frequency which causes abovementioned problems. In order to overcome these frailties, several switching methods such as random PWM (RPWM), first order delta-sigma modulation (DSM) [7-14], pulse frequency modulation (PFM) [15], hopping frequency modulation (HFM) [16,17] have been proposed for switch-mode power converters.

The DSM method is one of the most promising approaches to suppress switching noise components and also sideband harmonics in comparison with the PWM strategy [5,14,18,19]. Because of spread spectrum feature of DSM, it can be used in high-frequency switch-mode converters [5,6,10,14,20]. However, this
significant feature cannot realize when the DSM is applied to DC-DC converter [5]. The DSM method is based on the constant sampling interval of the switch-mode converter control [5]. Hence, the switching frequency can be varied under the constant sampling frequency which leads to harmonic-spreading specification of DSM [5,6,18,21-23]. In [24], a high-efficient low-noise buck converter with second order continuous-time DSM (CTDSM) and burst-mode techniques has been proposed. In order to achieve low output noise, low overshoot and undershoot voltage, and improve the recovery time, several techniques such as oversampling, noise shaping, burst mode, and continuous-time second-order DSM have been used in the proposed buck converter. In [25], a direct drive of a buck converter by DSM at 13.56-MHz sampling frequency without digital PWM has been presented. The output voltage of buck converter is directly controlled in the wide range by utilizing DSM at 13.56-MHz sampling frequency. In [26], a 10-μs transient recovery time and a low EMI DC-DC buck converter with a second-order DSM has been proposed. However, in DC-DC converters, due to the dc input, the first-order DSM has some harmonic spikes in output voltage. Therefore, a modified DSM method is proposed in this paper to eliminate these spikes and improve switching harmonic profile.

Buck DC-DC converter controlled by traditional PWM method operates in continuous current mode (CCM) or discontinuous current mode (DCM) based on the inductor current. It operates in either CCM when the inductor current does not fall to zero during converter operation or in DCM when the inductor current falls to zero [1,3]. In PWM method, duty cycle of PWM is changed by varying the load. Hence, by applying PWM method, buck converter operation mode depends on load value, switching frequency and inductor size. Therefore, depends on load, it may work in either CCM or DCM mode. Generally, in buck converter, it is better to operate in CCM even in presence of wide load variation. Hence, the modified control system based on combination of proposed DSM method and defined forgetting function is applied to buck converter. As a result, the proposed controller and modified DSM method have following improvements in buck converter performance

1. Switching noise peaks in output voltage are decreased significantly and harmonic profile is improved.
2. The buck converter always works in CCM mode in presence of wide load variation.
3. The transient response of buck converter output voltage is improved.
4. The current harmonic in converter input stage is modified.

This paper is organized as follows. In section 2, buck DC-DC converter is described. The delta-sigma modulation (DSM) is presented in section 3. The proposed improved DSM method and modified controller are introduced in section 4. In section 5, the simulation results of proposed system are presented. Finally, conclusion is performed in section 6.

2 Buck DC-DC Converter

The buck DC-DC converter is depicted in Fig. 1. In buck converters, the output voltage is lower than the input voltage. Moreover, the output voltage is in same polarity with the input voltage and the negative line is common between the input and output. The L-C filter stores energy between the power switch on/off states. The inductor (L) current is controlled by power switch (Sw) duty cycle and diode (D) and the output voltage ripple is reduced by output capacitor (C). The L-C filter input voltage is the chopped input voltage by power switch duty cycle [1,3]. Hence, the buck converter output voltage can be defined as

\[ V_{out} = V_{in} \times \text{Duty cycle} \]  

In CCM, the state space averaging (SSA) method can be used to define state space model and transfer function of buck converter. Considering the average model of buck converter, the state space model of buck converter can be expressed as

\[
\begin{cases}
    x(t) = Ax(t) + Bu(t) \\
    y(t) = Cx(t)
\end{cases}
\]

where

\[
\begin{bmatrix}
    x(t) \\
    u(t)
\end{bmatrix} =
\begin{bmatrix}
    V_c(t) \\
    I_L(t)
\end{bmatrix} \tag{3}
\]

\[
\begin{bmatrix}
    y(t) \\
    y(t)
\end{bmatrix} = V_{out}(t) = V_c(t)
\]

The A, B and C matrices are expressed as

\[
A = \begin{bmatrix}
    -\frac{1}{RC} & \frac{1}{C} \\
    -\frac{1}{L} & 0
\end{bmatrix}
\]

\[
B = \begin{bmatrix}
    0 \\
    D/L
\end{bmatrix}
\]

\[
C = [1 \ 0]
\]

Hence, the transfer function between output and input voltage of buck converter can be written as

\[
\begin{bmatrix}
    V_{in} \\
    \text{Sw}
\end{bmatrix}
\]

\[
\begin{bmatrix}
    L \\
    D \\
    C
\end{bmatrix}
\]

\[
\begin{bmatrix}
    V_{out}
\end{bmatrix}
\]

Fig. 1 Buck DC-DC converter.
\[ H(s) = \frac{V_{out}(s)}{V_{in}(s)} = \frac{D}{LCs^2 + L/Rs + 1} \]

(5)

It can be considered that the state space model and transfer function of buck converter depends on the load variation. In addition, when the load current is small, the inductor current may fall to zero and the buck converter would work in DCM. Hence, the controller should be able to control the buck converter in wide range of load variation and in both CCM and DCM area [27].

3 Delta-Sigma Modulators

DSMs present the most efficient way of analog to digital converting in diverse range of signals and applications such as audio, sensor interfaces, biomedical and wireless communications. This versatility and simplicity in implementation have turned that as an attractive subject to researchers in different areas. In this study DSM is used as a part of controller block in the buck DC-DC converter to provide modified switching method. In comparison with PWM method which causes large switching noise and harmonic contents at the output voltage, employing DSM leads to low output noise, low overshoot and undershoot voltage, and improve the recovery time. The idea of using DSM is raised from capability of this modulator to shape the quantization noise introduced by digitizing the output 0 or 1 levels, whereas the other modulators do not have this capability. The principles behind the operation of DSMs are based on two important signal processing techniques, first oversampling which takes samples from input signal at higher rate than Nyquist rate \( f_N \), and second filtering the oversampled quantization error in a feedback manner to shape the noise power out of signal frequency band. Fig. 2 illustrates the general block diagram of a one bit DSM. It consists of a sample and hold block, loop filter of \( H(z) \) in discrete domain and a B-bit quantizer (1 bit in this study). Moreover noise frequency response of one bit DSM and PWM intended for conversion of low-pass signals is shown in Fig. 3. As depicted in Fig. 3, the noise frequency response of one bit DSM is significantly reduced and attenuated in band whereas the noise frequency of conventional PWM method is uniformly distributed in band.

The sample and hold block \( (S/H) \) samples the band limited input signal \( x(t) \) at a rate of sampling frequency \( (f_s) \) and converts the analog input to discrete values in time \( x(n) \). Finally, the \( x(n) \) is quantized by B-bit quantizer and generates discrete values in both time and domain. Based on the origination of the input signal, the gain of loop filter \( (H(z)) \) should be large within the signal band and small outside that. In this study the input signal is a low-pass signal and \( H(z) \) is a low-pass filter. The negative feedback operates in a way to cancel the differences between \( x(n) \) and \( y(n) \) in the signal band and filter the uniform noise of quantizer and push its power outside the desired band. The maximum power of noise will occur at the half of the sampling frequency \( f_s \). Accordingly, choosing \( f_s \) high enough in \( S/H \) block, will suppress the noise in the signal band and this can be easily filtered because of being far enough from the input signal.

Considering the switching speed restrictions in a DC-DC converter, \( f_s \) can be increased for the purpose of better signal to noise ratio (SNR). Besides that, multi-bit quantization and increasing the order of \( H(z) \) filter can more suppress the error noise in the frequency band. Because of using just one digital signal for switch controlling, the multi-bit quantization cannot be a relevant choice for maximizing SNR in this case. However, adding up the order of filter can efficiently improve SNR, while for orders more than 3 the probability of instability should be considered [28].

4 Proposed Modified Delta-Sigma Modulator and Improved Controller

The proposed control system of buck converter is shown in Fig. 4. As depicted in Fig. 4, there are three sub-systems in the proposed control system. Depicted sub-systems are explained as follows.

4.1 Sub-System1: Forgetting Function

Proposed \( f(V_{ref}, V_{out}) \) defines accuracy and convergence speed of output voltage during step change in reference or input voltage. In proposed control system, good tracking performance and improved transient response are desired. Hence, in sub-system 1, by applying \( f(V_{ref}, V_{out}) \) as forgetting function to input reference, transient response of buck converter is enhanced. In addition, in steady state condition, the tracking error between reference and output voltage is zero by tuning the proposed \( f(V_{ref}, V_{out}) \).

\[ f(V_{ref}, V_{out}) = 1 - \frac{1}{\varepsilon} \frac{-V_{out}}{V_{ref}} \]

(6)

Fig. 2 Block diagram of a one bit DSM.

Fig. 3 Noise frequency response of one bit DSM and PWM over the signal band.

where $0 < \xi < 1$ is a coefficient to define the speed and transient response performance of proposed controller. Generally, $\xi$ has the value near to 1 to provide smooth transient response during converter start-up. The larger value of $\xi$ results smooth and slower transient response whereas the smaller value of $\xi$ results faster transient response with some oscillations. By applying zero order hold to the analogue modified reference value, the analogue value is converted to discrete value to use in modified discrete DSM.

### 4.2 Sub-System2: Unit Delay Feedback System

As shown in Fig. 4, in sub-system2, modified discretized reference value by $f(V_{ref}, V_{out})$ and zero order hold is applied to the system with unit delay feedback. $g$ and $g_1$ gains are used to tune the controller to achieve desired reference voltage value. Therefore, in steady state condition, point $x$ value can be expressed as

$$x = V_{ref} \times g + (x - V_{ref}) \times g_1 \Rightarrow V_{ref} (g - g_1) = x \times (1 - g_1)$$

(7)

Considering $x = K_{amp} \times V_{ref}$, where $K_{amp}$ is defined as pre-amplification factor, and substitute in (7), it can be written as

$$g - g_1 = K_{amp} \times (1 - g_1)$$

$$K_{amp} \gg g, g_1$$

(8)

The $K_{amp}$, $g$ and $g_1$ values should satisfy the (8) criterion to guarantee the zero tracking error in steady state conditions during various reference voltage values.

### 4.3 Sub-System3: First Order DSM

In this paper, the first order DSM as the last block of buck DC-DC converter controller has been implemented. Its input which is analog in domain and discrete in time, scaled down to 1 by the $g_2$ coefficient and after passing through the modulator, its output is directly connected to the IGBT power switch gate. In this sub-system, $H(z)$ can be utilized in first order DSM as a discrete time integrator or as a low pass filter with a pole at $z = 1$ by

$$H(z) = \frac{1}{z - 1}$$

(9)

The signal transfer function ($STF(z)$) between input and output of DSM and the quantization noise transfer function ($qNTF(z)$) between added noise of quantizer and output of DSM are defined to evaluate the noise shaping performance of DSM. The frequency characteristics of $STF(z)$ and $qNTF(z)$ can be defined by

$$STF(z) = \frac{1}{1 + 1/z - 1} = z^{-1}$$

$$qNTF(z) = \frac{1}{1 + 1/z - 1} = 1 - z^{-1}$$

(10)

With regards to abovementioned equations, the $STF(z)$ is simply a delay and $qNTF(z)$ is a high-pass filter for the purpose of pushing the in band noise to the out [29].

### 5 Simulation Results

The buck DC-DC converter has been simulated in MATLAB/Simulink to evaluate the performance of the proposed control method. The simulated buck DC-DC converter parameters are presented in Table 1. In order to compare proposed DSM method with PWM method, both of these methods are implemented on buck DC-DC converter. In order to compare performance of the proposed DSM method with PWM method, carrier frequency of PWM is set to $f_{cr} = 10$ kHz whereas the DSM sampling time is set to $T_s = 10$ $\mu$s. Considering the fact that the minimum duty cycle in PWM method is 10%, the sampling time of DSM method is set to

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>$V_{in} = 100$ $\text{v}$</td>
</tr>
<tr>
<td>Output voltage</td>
<td>$V_s = 80$ $\text{v}$</td>
</tr>
<tr>
<td>Chopper inductor</td>
<td>$L = 460$ $\mu$H</td>
</tr>
<tr>
<td>Output capacitor</td>
<td>$C = 1200$ $\mu$F</td>
</tr>
<tr>
<td>PWM carrier frequency</td>
<td>$f_{cr} = 10$ kHz</td>
</tr>
<tr>
<td>Proposed DSM Sampling time</td>
<td>$T_s = 10$ $\mu$s</td>
</tr>
<tr>
<td>Forgetting function factor</td>
<td>$\xi = 0.98$</td>
</tr>
<tr>
<td>$R_{CCM}$</td>
<td>$R_{CCM} = 2$ $\Omega$</td>
</tr>
<tr>
<td>$R_{DCM}$</td>
<td>$R_{DCM} = 5$ $\Omega$</td>
</tr>
</tbody>
</table>
Also, all the simulation results are provided for $\zeta = 0.98$ in defined forgetting function. Moreover, the simulation results are provided for PWM method with $R_{CCM} = 2 \, \Omega$ and $R_{DCM} = 5 \, \Omega$ which result both CCM and DCM in PWM method. Then, the results are also presented for proposed control system based on modified DSM method for aforementioned loads.

Figs. 5-9 present the simulation results of buck converter for PWM method in CCM and the proposed DSM method. The output voltage of buck converter during transient and steady state is shown in Fig. 5. As shown in Fig. 5, by applying the modified control method based on defined forgetting function and proposed DSM method, the transient response is smoother and also there is no ripple in output voltage in steady state. Figs. 6 and 7 depict the output voltage and its noise frequency response spectrums for PWM method and the proposed DSM method. It can be considered that by applying proposed DSM method, the output voltage spectrum is improved significantly. Moreover, not only is the harmonic cluster improved at lower frequencies, but also the switching harmonic clusters are reduced drastically. Fig. 8 presents the inductor current for PWM in CCM and the proposed DSM method. As depicted in Fig. 8, the inductor current ripple is decreased significantly in comparison with PWM method. This improvement is derived from inherent performance of delta-sigma modulation in the proposed DSM method which is based on sweeping the switching frequency. Hence, reduction in inductor current ripple leads to suppression the EMI noises and switching stress and losses. The buck converter input current is shown in Fig. 9 for PWM in CCM and the proposed DSM method. As depicted in Fig. 9, the input current ripple is decreased significantly by using the proposed DSM method which results in reduction of input EMI filter size. Furthermore, the simulation results of buck converter for PWM method in DCM and the proposed DSM method are depicted in Figs. 10-13. The output voltage and its noise frequency response spectrums for PWM method and the proposed DSM method are shown in Figs. 10 and 11. As depicted in Figs. 10 and 11, the output voltage spectrum is improved in smaller loads and also the switching
Harmonic clusters are reduced significantly by using the proposed DSM method. The inductor current for PWM in DCM and the proposed DSM method is depicted in Fig. 12. As shown in Fig. 12, even though the inductor current in PWM method is discontinuous, it is continuous with negligible current ripple by using the proposed DSM method. Hence, by applying the proposed DSM method, the inductor current is independent of load and it is always continuous with negligible ripple. This improvement leads to reduction in the EMI noise and switching stress and losses. Fig. 13 presents the buck converter input current which is improved by applying the proposed DSM method.

The comparison between the PWM and the proposed modified DSM method is presented in Table 2.

In order to evaluate dynamic performance of the buck DC-DC converter controlled by the proposed modified DSM method, the output voltage and inductor current of the buck DC-DC converter controlled by PWM and the proposed modified DSM methods for step load change from $R = 4\ \Omega$ to $R = 2\ \Omega$ are depicted and compared in Figs. 14 and 15, respectively. It is noteworthy to mention that the forgetting factor is considered as $\xi = 0.98$ in the proposed modified DSM method.

As shown in Fig. 14, the output voltage and inductor current ripple in the proposed modified DSM method are constant and the inductor current is continuous during step load change. On the other hand, as depicted in Fig. 15, the output voltage and inductor current ripple in the PWM method are changed during step load change. Furthermore, the buck converter operating mode in PWM method depends on the load and it operates in DCM mode for $R = 4\ \Omega$ and operates in CCM mode for $R = 2\ \Omega$.

**Table 2** Comparison between the proposed modified DSM and PWM methods.

<table>
<thead>
<tr>
<th>Method</th>
<th>Output Voltage Ripple</th>
<th>Inductor Current Ripple</th>
<th>Inductor Current</th>
<th>EMI</th>
<th>Switching Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modified DSM</td>
<td>Low-Constant</td>
<td>Low-Constant</td>
<td>Continuous</td>
<td>Low</td>
<td>Variable</td>
</tr>
<tr>
<td>PWM</td>
<td>High-Variable</td>
<td>High-Variable</td>
<td>Depends on Load-CCM or DCM</td>
<td>High</td>
<td>Constant</td>
</tr>
</tbody>
</table>

**Fig. 11** Output voltage noise frequency response spectrum for PWM method in DCM and proposed DSM method.

**Fig. 12** Inductor current for PWM method in DCM and proposed DSM method.

**Fig. 13** Buck converter input current for PWM method in DCM and proposed DSM method.

**Fig. 14** The output voltage and inductor current of the buck converter controlled by the proposed modified DSM method for step load change from $R = 4\ \Omega$ to $R = 2\ \Omega$. 

---

CCM mode for $R = 2 \, \Omega$. As shown in Fig. 14, during this load change, the transient time of the buck converter output voltage by using the proposed modified DSM method is 5ms.

The buck converter output voltage during converter startup for various values of $\zeta$ is depicted in Fig. 16. As shown in Fig. 16, the larger value of $\zeta$ results smooth and slower transient response whereas the smaller value of $\zeta$ results faster transient response with some oscillations.

The comparison between the proposed Control method based on Modified DSM method, the traditional PWM method with PI controller, and the presented DSM method in [19] is illustrated in Table 3. Considering Table 3, the progress of applying proposed method on DC-DC converter, results in significant increase in quality of converter output voltage. Moreover, output voltage overshoot and switching noise are significantly improved in comparison with other mentioned methods. Hence, utilizing the proposed control method on buck converter leads to need smaller inductor for buck converter which causes significantly decrease in cost, size and emanated noise of converter.

The simulation results confirm the feasibility of proposed control method based on modified DSM to enhance and improve the performance of DC-DC buck converter during various loads.

6 Conclusion

Even though various methods are introduced for improving the performance of PWM method, emanated harmonic clusters and sideband harmonics cause acoustic noise, harmonic heating effects, mechanical vibration, switching losses in the semiconductor and EMI. This paper has proposed improved control method based on modified DSM for buck converter to solve abovementioned problems. The main advantages of proposed method are as follows

1. Output voltage harmonic clusters and sideband harmonics are improved.
2. Switching noise peaks of the output voltage are decreased significantly.
3. The buck converter always works in CCM mode in presence of wide load variation.
4. The inductor current ripples are reduced drastically.
5. The transient response of buck converter output voltage is improved.
6. The current harmonic in converter input stage is modified.

These enhancements are achieved by applying improved control method based on proposed forgetting function to improve transient response of buck converter and also by using modified DSM to enhance harmonic spectrum of output voltage and reduce inductor current ripples. The simulation results confirm performance and feasibility of the proposed system.

Fig. 15 The output voltage and inductor current of the buck converter controlled by the PWM method for step load change from $R = 4 \, \Omega$ to $R = 2 \, \Omega$.

Fig. 16 The buck converter output voltage during converter startup for $\zeta = 0.85, \zeta = 0.9, \zeta = 0.95$ and $\zeta = 0.98$. 
Table 3 Comparison of the proposed control method based on modified DSM, the PWM with PI and presented DSM method in [19].

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Proposed method</th>
<th>PWM method</th>
<th>Presented method in [19]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output voltage</td>
<td>80 V</td>
<td>80 V</td>
<td>151 V</td>
</tr>
<tr>
<td>Output voltage THD</td>
<td>0.005%</td>
<td>4.5%</td>
<td>0.421%</td>
</tr>
<tr>
<td>First harmonic power</td>
<td>-18 (dbm in 279 Hz)</td>
<td>41 (dbm in 558 Hz)</td>
<td>-</td>
</tr>
<tr>
<td>Output voltage noise (rms)</td>
<td>0.012 V</td>
<td>5 V</td>
<td>-</td>
</tr>
<tr>
<td>Output voltage overshoot</td>
<td>0</td>
<td>%35</td>
<td>-</td>
</tr>
<tr>
<td>Fundamental Inductor current</td>
<td>39.8 A</td>
<td>40 A</td>
<td>4.67 A</td>
</tr>
<tr>
<td>Inductor current THD</td>
<td>0.5%</td>
<td>36%</td>
<td>46%</td>
</tr>
</tbody>
</table>

References


M. Abarzadeh (S’15, M’16) received the B.Sc., M.Sc., and Ph.D. (All with Hons.) degrees in Electrical Engineering from the Sahand University of Technology (SUT), Tabriz, Iran, in 2008, 2011, and 2016, respectively. Since 2016, he has been an Assistant Professor at Electrical Engineering Faculty of SUT. He has authored or co-authored over 25 journal and conference papers and book chapters, and holds four patents. His current research interests include renewable energy conversion, power electronic converters and their applications in power grid, variable-speed motor drives, and control systems. He was selected by the SUT as Distinguished Student in 2010 and 2012. He is a member of the National Institute of Elites, which is the greatest hub of Iranian Elites.

F. Eshaghi received the B.S. and M.Sc. degrees in Electrical Engineering from the University of Tabriz, Tabriz, Iran, in 2011 and 2013, respectively. She is currently working toward the Ph.D. degree in the analog and digital circuit design for biomedical applications at Sahand University of Technology, Tabriz, Iran. Her research interests include Delta Sigma Converters, Low power circuit design and digital signal processing for biomedical purposes.

E. Najafi Aghdam was born in Zonouz, Iran, in 1964. He received the B.E. degree from University of Sistan and Baluchestan, Zahedan, Iran, in 1990, and the M.S. degree from Amir Kabir University of Technology, Tehran, Iran, in 1994, both in Electronic Engineering. In 1995, he joined the Faculty of Electrical Engineering at Sahand University of Technology, Tabriz, Iran, as a Lecturer. In 2002, he started his Ph.D. program dealing with a high performance band pass Delta Sigma ADC. The research program was directed by Prof. P. Benabes at SUPELEC, France. Esmaeil Najafi Aghdam is now an Associate Professor at Sahand University of Technology. His current research interests include mixed mode electronic circuits, Delta Sigma Converters, RFIC design, Ultrasonic circuits and Electronic measurement.