A Low Voltage Low Power CMOS Implementation of Second Generation Orderly Current Buffer

S. J. Azhari* and M. Zareie*

Abstract: In this paper, a novel low voltage low power current buffer was presented. The proposed structure was implemented in CMOS technology and is the second generation of OCB (orderly current buffer) called OCBII. This generation is arranged in single input-single output configuration and has modular structure. It is theoretically analyzed and the formulae of its most important parameters are derived. Pre and Post-layout plus Monte Carlo simulations were performed under ±0.75 V by Cadence using TSMC 0.18 μm CMOS technology parameters up to 3rd order. The proposed structure could expand and act as a dual output buffer in which the second output shows extremely high impedance because of its cascode configuration. The results prove that OCBII makes it possible to achieve very low values of input impedance under low supply voltages and low power dissipation. The most important parameters of 1st, 2nd and 3rd orders, i.e. input impedance (R_in), -3 dB bandwidth (BW), power dissipation (P_d) and output impedance (R_o) were found respectively in Pre-layout plus Monte Carlo results as:

1st order: R_in (52.4 Ω), BW (733.7 MHz), P_d (225.6 μW), R_o (105.6 kΩ)
2nd order: R_in (3.8 Ω), BW (576.4 MHz), P_d (307 μW), R_o (106.4 kΩ)
3rd order: R_in (0.34 Ω), BW (566.9 MHz), P_d (535.6 μW), R_o (118.2 kΩ)

And in Post-layout plus Monte Carlo results as:

1st order: R_in (59.9 Ω), BW (609.6 MHz), P_d (212.4 μW), R_o (106.9 kΩ)
2nd order: R_in (11.3 Ω), BW (529.3 MHz), P_d (389.9 μW), R_o (109.8 kΩ)
3rd order: R_in (5.8 Ω), BW (526.5 MHz), P_d (514.5 μW), R_o (125.5 kΩ)

Corner cases simulation results are also provided indicating well PVT insensitivity advantage of the block.

Keywords: Second Generation OCB, Current Buffer, Extremely Low Input Impedance, Very Wide Bandwidth Current Buffer, Current Mode.

1 Introduction

The current mode approach of analog circuit design has recently gained considerable attention. High slew rate, high bandwidth, simple circuitry and low voltage operation are some of advantages of current mode circuits compared to voltage modes [1-8]. Current buffers are one of the main building blocks of current mode signal processors which find wide applications in realizing filters, oscillators, signal conditioners, current amplifiers etc. [9-18].

Current buffers are characterized by low input impedance ideally zero. The authors of [13] introduced, a novel type current buffer being called Orderly Current Buffer, OCB, which has the potential of producing low input impedance. The orderly current buffer have regular structure in which a core cell is repeated as many times as required to produce very low input impedance current buffers. The first generation of OCB called OCBI was implemented in fully differential structure in BJT technology [13]. The weakness of OCBI was its large power consumption which was reported as 10.3mW for 3rd order. In addition, due to the dominance of CMOS technology, implementing BJT type OCB may not be cost effective. To provide more
structural flexibility and freedom the single ended arrangement is examined which shows excellent frequency operation and results in lower power consumption compared to OCBI. Favorably, the simple structure and lower power consumption of OCBII the implementation of its higher orders possible.

2 Circuit Analysis and Discussion

2.1 First Order Current Buffer (OCBII)

The circuitry of the 1st-order OCBII is shown in Fig.1. As it is seen an active feedback loop consisting of common gate input transistor M1, current source I and gain transistor M2 is such arranged that initially delivers most of I into the source node of M1 (at input node, rStr1<<rStr2). It is then amplified by M2 and fed back to the input node causing I to be mostly sunk by drain junction of M2 rather than being sourced into source junction of M1, at last. The input current which is such sunk by M2 is mirrored to the buffer’s output node by M3. The order of the OCBII is taken after the number of the gain blocks of the feedback loop (i.e. M2 here). The diode connected transistor M0 is used for appropriate level shifting.

\[
\begin{align*}
C_1 & \approx C_{dbs2} + C_{gs2} \\
C_2 & \approx C_{gs1} \\
C_3 & \approx C_{dbs1} + C_{dbs2} + C_{gs2} + 2C_{dbs2} + C_1 \\
C_4 & \approx C_{dbs1} + C_{dbs2} \\
R_g & = R_{os} \left( R_{os} + g_{s} g_{доб} \right) = R_{os} \left( R_{os} \right)
\end{align*}
\]

In (1), \(g_{min}, C_1, C_2, C_{dbs}, C_{gs}, r_D, R_{off}\) and \(R_{off}\) denotes the transconductance of the related transistor, output capacitance of current source I, gate-source capacitance, drain-body capacitance, drain-gate capacitance, output impedance of related transistor, output impedance of I current source and output impedance of I current source respectively. The equivalent resistance of diode connected transistor D is also omitted for simplicity. According to feedback theory we have:

\[
Z_{inf} = \frac{Z_m}{1+T}
\]

where, \(Z_m\) is the open loop input impedance, \(T\) is the feedback loop gain and \(Z_{inf}\) is closed loop input impedance. By ignoring higher order poles and zeroes, the loop gain \(T\) can be found from:

\[
T = \frac{I_f}{I} = \frac{r_{m2}}{r_{m2} + 1/sC_{M1}} \times R_B \times g_{m2} \times \frac{1}{1+sC}R_B
\]

\[
K_1 = \frac{R_{m1}}{r_{m2} + 1/g_{m2}} \times R_B \times g_{m2}
\]

\[
P_1 = \left[ R_B C_1 \right]^{-1}
\]

Referring to (3) through (3.2), \(P_1\) is the dominant pole of \(T\) and \(K_1\) is the DC value of loop gain. \(Z_{inf}\) (open loop input impedance) and \(Z_{off}\) (closed loop one) can be found as:

![Fig. 1 1st order OCBII.](image)

![Fig. 2 Open loop small signal equivalent circuit of 1st order OCBII.](image)
\[ Z_m = \frac{1}{g_{m1}} \times \frac{1}{1 + \frac{S}{P_2}} \]  
(4)

\[ P_2 = \left( \frac{1}{g_{m1}} \times (C_1 + C_2) \right)^{-1} \]  
(4.1)

\[ (Z_m)^{-1} = \frac{Z_m}{1 + T} = \frac{1}{K_1 g_{m1}} \times \frac{1}{1 + \frac{S}{P_2}} \times \frac{1 + \frac{S}{P_1}}{1 + \frac{S}{K_1 P_1}} \]  
(5)

As it is seen from (5), \( Z_{\inf} \) has a zero equal to the dominant pole of \( T \) in (3) and two much larger poles. On the other hand, the DC value of \( Z_{\inf} \) is \( K_1 \) times lower than that of a simple common gate structure (i.e. \( 1/g_{\text{mthr}} \)) with a very wide bandwidth (here in worst case, \( P_1 \)) depending on the utilized transistors.

Now for \( A_{bf} \) using the feedback theory gives:

\[ (Z_m)^{-1} = \frac{Z_m}{1 + T} = \frac{1}{K_1 g_{m1}} \times \frac{1}{1 + \frac{S}{P_2}} \times \frac{1 + \frac{S}{P_1}}{1 + \frac{S}{K_1 P_1}} \]  
(6)

Eq. (6) shows that the DC value of \( A_{bf} \) is close to unity while its bandwidth is:

\[ BW = K_1 P_1 \]  
(6.1)

Multiple output version of 1\(^{st}\) order OCBII can also be simply implemented. Fig. 3 shows the two output version of OCBII. The first output is composed of simple current mirror with moderately high output impedance while the second output is composed of cascode current mirror exhibiting very high output impedance.

### 2.2 Higher Orders Structure (OCBII)

The repeating part of higher orders is common source arrangement as is shown in Fig. 4 in which \( M_{\text{semi}} \) provides high loop gain and PMOS current mirror composed of \( M_{\text{semi}}-M_{\text{psii}} \) simply transfer currents to the next stages. In the gain transistor, \( N \) indicates the type of transistor, i.e. NMOS, the index \( n \) is determined by the order of current buffer and \( i \) is the transistors’ number.

For the current mirror transistors, index \( P \) represents the type of transistor, i.e. PMOS, indexes \( n \) and \( i \) represents buffers order and transistors number, respectively. The first order is preceded by \( 2^{\text{nd}} \) order as is shown in Fig. 5(a) which is implemented by adding one repeating part to the first order structure. As can be seen, \( n \) is replaced by 2 indicating the order of current buffer. In OCBII, the order of the buffer simply indicates the number of the used repeating part. Based on this discussion, the circuitry of 4\(^{th}\) order of OCBII is shown in Fig. 5(b).

The open loop gain of the \( n^{th} \) order OCBII can be found as:

\[ T = \frac{r_{\text{rns}}}{{r_{n2} + \frac{1}{g_{mns}}} \times \left( g_{mns} \times R_g \right)^n \times \left( \frac{1}{1 + \frac{S}{P_1}} \right)^{n-1} \left( \frac{1}{1 + \frac{S}{P_3}} \right)^{-1}} \]  
(7)

\[ P_3 = \left[ \left( R_{o1} r_{\text{rns}} \right) \times \left( C_{g_{dnns}} + C_{g_{dnps}} + C_{g_{dsns}} + C_{g_{dsps}} + 2 \times C_{g_{dsns}} \right) \right]^{-1} \]  
(7.1)

\[ P_4 = \left[ \frac{1}{g_{mns}} \times \left( C_{g_{dnns}} + C_{g_{dnps}} + C_{g_{dsns}} + C_{g_{dsps}} + \right. \right. \]  
+ \left. C_{g_{dsns}} \times A \times C_{g_{dsps}} \right]^{-1} \]  
(7.2)

In (7.2), \( A \) is the miller effect on the drain gate capacitance of \( M_{\text{psii}} \) transistor and is defined as:

\[ A = g_{mns} \times \left( r_{\text{rns}} \| R_{o1} \right) \]  
(7.3)

In frequency domain each repeating cell adds two poles to the \( 1^{\text{st}} \) order structure according to (7). One of the extra poles is produced by gain transistor and the other is related to current mirror.
2.3 Higher Orders Compensation

As is done in OCBII, the higher order compensation is done by connecting compensation capacitor between input node and node B according to the block diagram of Fig. 6 in which $R_B$ is the equivalent resistant of node B. In Fig. 6 we have:

$$T_1 = \frac{K'_n}{\left(1 + \frac{S}{P_3}\right) \left(1 + \frac{S}{P_4}\right)}^{n-1}$$

$$K'_n = \frac{r_{m_{u_2}}}{r_{m_{u_2}} + g_{m_{u_1}} R_B} \times \left(g_{m_{u_1}} R_B\right)^{n-1}$$

$$T_2 = \frac{K}{\left(1 + \frac{S}{P_1}\right) \left(1 + \frac{S}{P_4}\right)}$$

$$K = R_B g_{m_{u_2}}$$

Using the block diagram of Fig. 6 it can be proved that the loop gain after compensation is:

$$A_{zl} = \frac{T_1 \left(1 + SR_m C_m \right)}{S^2 C_m \tau_c + ST C_m \tau_e} T_2$$

(9)

The open loop transfer function of (9) can be simplified to:

$$A_{zl} = \frac{K'_n \times K}{\left(1 + \frac{S}{P_d}\right) \left(1 + \frac{S}{P_{nd}}\right)}^{2n-1}$$

(10)

where

$$P_d = \left(1 + \frac{1}{g_{m_{u_2}}}ight)^{-1}$$

(10.1)
A Low Voltage Low Power CMOS Implementation of Second

… S. J. Azhari and M. Zareie

Iranian Journal of Electrical

...       

                           
          

(11)

n S PP 

2

rd



22



1

Cr -
g rd th



2

al output of the 1



nn

2

PP 



s

KK g

nd n



st

KK  2

P P P P P P P

R

A

B

Fig. 6 Higher order block diagram after compensation.

\[ P_{ad} = \frac{KK'}{(1+KK')} \times \frac{1}{\left(1 + \frac{S}{P_d}\right)^n} \]  

(12)

\[ P_{ad} = 2\sqrt{P_d \times P_{ad-1}} \]  

(12.1)

\[ R_{ad} = \frac{1}{(1+KK')} \times \frac{m_{n+1}}{g_{m_{n+1}}} \times \left(1 + \frac{S}{P_d}\right)^{-1} \times \left(1 + \frac{S}{P_d}\right)^{n-2} \times \left(1 + \frac{S}{P_d}\right)^{2n} \]  

(13)

3 Simulation Results and Discussion

To study the practical behavior of the block it is simulated up to 3rd order for the single output configuration and the dual one. Both pre and post-Layout plus Monte Carlo (with 100 number of runs under mismatch and process variation) simulations are carried out by Cadence using TSMC 0.18 µm CMOS technology parameters under \(\pm 0.75\) V supply voltage. The aspect ratios of transistors and the used element values are given in Tables 1 and 2, respectively.

The layout views of the OCBII are shown for the single output and dual output of the 1st order in Fig. 7, of the 2nd order in Fig. 8, and of the 3rd order in Fig. 9. The proper frequency performance for a versatile current buffer defined as it shows low input impedance to wide bandwidth frequency input signals with low power consumption. The dual output structure show more output impedance from the cascode current mirror with the same input impedance as the single output structure. It only consumes a bit more power (about 70 µW as a mean value for the 1st, 2nd and 3rd orders) than the single output structure and also shows a wide bandwidth. The figures containing frequency bandwidth are responses of the single output design as the main structure.

The stimulated frequency performance of the input impedances are 51.5 Ω, 3.2 Ω and 0.25 Ω for the 1st, 2nd and 3rd orders, respectively, and shown in Fig. 10. The Pre-layout plus Monte Carlo input impedances of 1st, 2nd and 3rd order OCBII are respectively shown as 52.4 Ω, 3.8 Ω and 0.34 Ω in Figs. 11(a)-(c), respectively. The post-layout plus Monte Carlo results of input impedances are also shown in Figs. 12(a)-(c), which are 59.5 Ω, 11.38 Ω and 5.8 Ω for the 1st, 2nd and 3rd orders, respectively.

\[ R_{ad} = \frac{1}{g_{m_{n+1}}} \times \left(1 + \frac{S}{P_d}\right)^{-1} \times \left(1 + \frac{S}{P_d}\right)^{n-2} \]  

(11)

Table 1 Transistor aspect ratio of the proposed circuit.

<table>
<thead>
<tr>
<th>Transistors</th>
<th>W[µm]/L[µm]</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>80/0.5</td>
</tr>
<tr>
<td>M2, M3</td>
<td>16/0.4</td>
</tr>
<tr>
<td>M4</td>
<td>30/0.18</td>
</tr>
<tr>
<td>M5</td>
<td>17.1/0.4</td>
</tr>
<tr>
<td>M5</td>
<td>17.1/0.18</td>
</tr>
</tbody>
</table>

Non-Repeated Ones

\[ M_{\text{Non}} = 60/0.18 \]

\[ M_{\text{Pn1}}, M_{\text{Pn2}} = 30.5/0.18 \]

Repeated Ones

Table 1 The used elements’ values.

<table>
<thead>
<tr>
<th>Element</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>30 [µA]</td>
</tr>
<tr>
<td>I'</td>
<td>20 [µA]</td>
</tr>
<tr>
<td>I''</td>
<td>50 [µA]</td>
</tr>
<tr>
<td>VSS &amp; VSS</td>
<td>±0.75 [V]</td>
</tr>
<tr>
<td>VB</td>
<td>0 [V]</td>
</tr>
<tr>
<td>CM</td>
<td>1 [µm]</td>
</tr>
<tr>
<td>2nd</td>
<td>130 [fF]</td>
</tr>
<tr>
<td>3rd</td>
<td>500 [fF]</td>
</tr>
</tbody>
</table>

M \(\pm\)Np, \(\pm\)Nn | \(\pm\)50 [µA] |

M \(\pm\)Np, \(\pm\)Nn | \(\pm\)50 [µA] |

M \(\pm\)Np, \(\pm\)Nn | \(\pm\)50 [µA] |

M \(\pm\)Np, \(\pm\)Nn | \(\pm\)50 [µA] |

M \(\pm\)Np, \(\pm\)Nn | \(\pm\)50 [µA] |
Fig. 13 shows the excellent frequency performance of the unity gain $A_i$ with 737 MHz, 581.9 MHz and 572 MHz, -3 dB bandwidths for the 1st, 2nd and 3rd orders in simulations results. Pre-layout plus Monte Carlo with bandwidth of 733.7 MHz, 576.4 MHz and 567.4 MHz for 1st, 2nd and 3rd order shows proper robustness to process variations and non-idealities. These results are also shown in Figs. 14(a)-(c), respectively.
A Low Voltage Low Power CMOS Implementation of Second

S. J. Azhari and M. Zareie


Fig. 11 Pre-layout plus Monte Carlo results of a) 1st order $R_{in}$, b) 2nd order $R_{in}$, and c) 3rd order $R_{in}$.

Fig. 12 Post-layout plus Monte Carlo results of a) 1st order $R_{in}$, b) 2nd order $R_{in}$, and c) 3rd order $R_{in}$.

Fig. 13 A frequency performance in simulation results of 1st to 3rd order OCBII.
Fig. 14 Pre-layout plus Monte Carlo results of a) 1st order -3 dB BW, b) 2nd order -3 dB BW, and c) 3rd order -3 dB BW.

Fig. 15 Post-layout plus Monte Carlo results of a) 1st order -3 dB BW, b) 2nd order -3 dB BW, and c) 3rd order -3 dB BW.

Fig. 16 The post-layout result of single output impedance of 1st to 3rd order OCBII.

Fig. 17 The post-layout result of the high-output impedance structure of 1st to 3rd order OCBII.
To validate the time domain response of the OCBII, its response to a step input with amplitude of 10 μA for 1st to 3rd orders are examined. The results for regular simulations and for the post-layout simulations are shown in Figs. 18 (a) and 18(b), respectively which proves the OCBII’s stability. Moreover, corner cases simulation after post-layout, for major parameters are also studied and reported in Table 3 which shows the robust performance of proposed current buffer.

Table 4 summarizes the performances of the second generation orderly current buffer and compares them to several recently reported works.

The comparison also includes the figure of merit (FOM) commonly used for current amplifiers and reported in Table 4 which shows the comparison of proposed OCBII with some related artworks.
and post layout simulations in this work are plus Monte Carlo, while the related artworks did not define the impact of Monte Carlo simulations on the final results, so the high FOM results of OCBII shows the definite superiority of this work.

\[
FOM = \frac{R_{\text{out}} \times BW}{R_{\text{in}} \times \text{Power} \times \text{Number of Elements}} \tag{14}
\]

To have a fair comparison, authors have considered the not-available parameter of related works as same as the values reported for the 1st order OCBII.

4 Conclusion

In this paper circuitries of 1st to 3rd orders are shown leading to the way of forming the second generation of OCBII in CMOS technology. It is formed in single input single output arrangement. The most important parameters of the proposed circuit are formulized and the merits are discussed. The simulations of the 1st to 3rd orders of OCBII are carried out by Cadence using 0.18 \mu m TSMC CMOS parameters. To evaluate the impact of PVT non-idealities on the presented work, the corner cases with temperature analysis and both the pre-layout and post-layout plus Monte-Carlo simulations are performed. Simulation results show that OCBII makes it possible to implement low power wide bandwidth current buffers with low input impedance by a simple structure.

Acknowledgment

The authors would like to appreciate Dr. Leila Safari for her valuable input at the beginning of the OCB concept.

References


S. J. Azhari received the B.Sc. degree in Electronic Engineering from Iran University of Science and Technology (IUST), Narmak, Tehran, the M.Sc. degree in Electronic Instrumentation and Measurement from Victoria University of Manchester, U.K., and the Ph.D. degree in Electronics from UMIST, U.K., in 1975, 1986, and 1990, respectively. He joined IUST as a Teaching and Research Assistant in 1975. He is the founder of Electronic Research Center (ERC) of IUST. Currently, he is a Professor in electronic engineering (since 2016) working in Electrical Engineering Faculty and Electronic Research Center of IUST. He is interested in circuit and system design especially in current-mode field, electronic instrumentation and measurement, semiconductor devices and sensor technology. He is the author of more than ten textbooks in electronics, the author or co-author of about sixty papers, and the designer or codesigner of many electronic instruments. Prof. Azhari is a Member of the Iran Electrical Engineering Society. He was the recipient of the O.R.S Award (U.K.) during 1987-1990.

M. Zareie was born in Hamadan, Iran in 1992. She received the B.Sc. degree in Electrical Engineering from Buali-Sina University, Iran, in 2014 and currently she is the M.Sc. student of Electrical Engineering at Iran University of Science and Technology (IUST). Her research interests are low power analog integrated circuit design especially current mode ones. She is currently with IC Design Laboratory at Electronic Research Center (ERC) of IUST.