An Ultra-Low Power Variable Gain Current Mirror
T. Azadmousavi*, H. Faraji Baghtash* (C.A.) and E. Najafi Aghdam*

Abstract: A power efficient gain adjustment technique is described to realize programmable gain current mirror. The dissipation power changes over the wide gain range of structure are almost negligible. This property is in fact very interesting from power management perspective, especially in analog designs. The simple structure and constant frequency bandwidth are other ever-interesting merits of proposed structure. The programming gain range of structure is from zero up to 18dB under operating frequency range from 72 kHz to 173 MHz. The maximum power dissipation of designed circuit is only 3.1 µW which is drawn from 0.7 V supply voltage. Simulation results in 0.18 µm CMOS TSMC standard technology demonstrate the high performance of the proposed structure.

Keywords: Variable Gain Current Mirror (VGCM), Constant Frequency Bandwidth, Relocating Pole-Zero.

1 Introduction

During the last decades, the rapid growth of portable applications enforced the design of low voltage and low power CMOS circuits. In order to decrease the power consumption, it is crucial to reduce the power supply. Since a low voltage operating circuit becomes necessary, the current mode technique is ideally suited for this purpose [1]. Variable Gain Current Mirrors (VGCMs) are one of the major building blocks for current mode circuit design. VGCMs are required widely in applications such as automatic gain control [2], tuning of continuous time filter [3], and current amplification [4]. The property of tunable gain in current mirrors may also be beneficial to compensate the effects of transistor mismatches and process variations [2, 5-8]. Currently, the research on tunable current mirrors are mainly focused on introducing an efficient method for adjusting the gain, reduction of supply voltage and power consumption, increment of gain tuning range, and operating speed. Up to now, several methods are introduced to change the gain of current mirrors [3, 9-16]. Nevertheless, each work has its own drawbacks. For instance, [10] fails to operate in low voltage, [11] has a limited tuning range, and [3] suffers from low frequency bandwidth. In [9, 13, 14] the level shifters, and in [15] the floating gate transistors are used to achieve the gain tuning function. Also these techniques are promising, however, the presence of level shifters in signal path leads to increased power supply and decreased frequency bandwidth. On the other hand, the floating gate devices are commonly available in double-poly fabrication processes. The power consumption in [12] has been decreased, however, its tuning range and frequency bandwidth are very limited [16] deliver wide tuning range, but it works with a high supply voltage that is not suitable for low voltage and low power applications. In the all of the mentioned circuits, in order to adjust the gain, the operating current or voltages of circuits are varied significantly. However, these kinds of adjusting gain methods are not suitable for high performance applications that require ultra-low power consumption. In this paper, a very low voltage, low power, zero-pole reposition based VGCM structure is presented which delivers very small power consumption variation in all-over the gain tuning range. The proposed technique enables the structure to deliver some ever interesting features of low power consumption, wide programmable gain range, and acceptable frequency bandwidth. On the other hand, the bandwidth of proposed structure can simply be tuned as well.
Therefore, the proposed circuit would lend itself for use in applications where the frequency bandwidth tuning is a must. The rest of the paper is organized as follows: Section 2 discusses the proposed structure. The simulation results are presented in Section 3. Finally, Section 4 concludes this work.

2 Proposed Circuit

2.1 Operational Principle

Fig. 1 shows conceptual operation of the proposed technique. The proposed gain adjustment technique well depicted in the bode diagram in Fig. 1. The main idea is to achieve the variable gain function through relocating the poles and zero positions of the circuit, the technique which originally presented at [17-18].

To further understand the operation of the proposed technique, let us explain the idea from Fig. 1. To do so, consider a current mirror with two dominate poles (\(P_1\) and \(P_2\)) and one zero (\(Z_1\)), so that \(Z_1 \leq P_1 \leq P_2\). Suppose that the circuit has a DC current gain of \(A_0\). So, the bode diagram of current transfer function will have the amplitude of \(A_0\) at DC. As the frequency increases, the amplitude of will be \(A_0\) until \(Z_1\) occurs, which causes the amplitude to rise. The amplitude will continue to rising until the first pole, \(P_1\), happens. After, the amplitude will be flat again and remains constant until the second pole, \(P_2\), occurs. This leads the amplitude to start falling until it reaches to zero in infinity. Taking attention to this diagram, one can easily notice that there is a straight relation between the distance of \(Z_1\) and \(P_1\), and the extent that the amplitude will raise until it became flat again. In other word, the distance between \(Z_1\) and \(P_1\) directly determines the amplitude in window between two poles, the desired frequency bandwidth.

In addition to zero-pole repositioning based gain control scheme, the proposed structure also utilizes level shifting method to adjust the gain as well. The combination of level shifting and zero-pole repositioning based gain control methods efficiently helps to extend the gain range of proposed structure.

The final conceptual frequency response of proposed method is depicted in Fig. 1. This method gives a variable gain function at midband frequency from \(P_1\) to \(P_2\) which is very interesting in many automatic gain control (AGC) applications and receiver front ends [19]. The 3-dB cutoff frequency at lower corner of frequency bandwidth can simply be changed by varying the value of capacitor \(C_1\), which interestingly need no extra power consumption. The choice of specific application determines the lower corner of frequency bandwidth for VGCM. The presented VGCM, therefore, finds its applications well in multi-standard transceiver structures [20]. The core circuit of proposed VGCM structure is depicted in Fig. 2.

The gain adjustment is simply accomplished by varying the geometry of transistor \(M_n\). This method introduces some negligible variation to the power consumption, while effectively changes the gain.

Thus, the resulted structure promised to be extremely low power. The proposed VGCM structure can interestingly works well with very low power consumption, while delivers high performance with acceptable gain control range. In the following section the transistor level realization of the proposed technique is described.

2.2 Transistor Level Implementation of the Proposed VGCM

The transistor level schematic of a wide-swing low voltage cascade current mirror is presented in Fig. 2.

In the proposed CM, the implementation of cascade transistors of \(M_2-M_3\) satisfies the required current transfer accuracy, while the level-shifting transistors of \(M_1-M_2\) decrease the minimum input voltage requirement of structure. Hence, the minimum input and output voltages of proposed current mirror will be decreased down to \(2V_{dsat}\). This turns the proposed CM to a preferred choice in low power and low voltage applications. In order to add variable gain capability to the proposed CM, the circuit is modified as shown in Fig. 3.

The elements of the proposed circuit are arranged so that appropriately introduces the required zero and poles to the frequency transfer function of the structure. Additionally, selecting an appropriate amount for \(C_1\) can...
locate the zero at lower frequencies compared to the poles. The well combination of elements in the structure makes it very simple to adjust the location of zero and pole, and consequently the gain of structure. This can simply be accomplished by changing the effective width of transistor $M_8$. This, in fact, changes the $g_m$ (transconductance) of $M_8$ and consequently the location of zero and pole in the frequency axis. Changing the effective width of $M_8$, however, has another effect, that is shifting the gate-source voltage of $M_8$ (and negligibly $M_9$). This is accomplished through trans-linear loop of $M_1-M_4$.

These two mechanisms (level shifting and zero-pole repositioning) aide each other to effectively accomplish a wide gain control range.

The width of $M_8$ can easily be programmed by changing its dimension through the switching cascade transistors by signals $V_1$ to $V_7$. This favorably allows the gain to be adjusted from zero to 18 dB with accepting the variation of only 0.8 $\mu$W in power consumption. Another method for achieving tunable gain is deviation of current bias ($I_b1$). Although varying $I_b1$ is easier process than changing transistor $M_8$ dimension, this method, however consumes more power than first one during different gain setting. The capacitor $C_1$ determines the lower 3-dB cutoff frequency locations in the frequency axis. The increment in value of capacitor makes the lower 3-dB cutoff frequency to be shifted to the lower frequencies. This is very interesting as the operating bandwidth can simply be programed to the desired value, addressing the bandwidth requirements for different applications.

### 3 Simulation Results

The proposed structure is simulated in 0.18 $\mu$m standard CMOS technology. In this design $C_1$ is 2 pF and the width of $M_8$ varied from 0.4–21 $\mu$m. Fig. 4 shows the frequency response of the proposed VGCM at various gain setting. This figure illustrates that by varying the dimension of $M_8$, the current gain ranges from zero to 18 dB. The 3-dB bandwidth of structure is evaluated to be 173 MHz and interestingly remains well-constant all over the gain range. Beside the gain programing capability, the proposed structure offers the bandwidth programmability as well. This capability is depicted in Fig. 5. The bandwidth programming is routinely accomplished by changing the value of $C_1$ from 0.2 to 2 pF. Fig. 6 shows the input referred noise current of the proposed VGCM. The input referred noise evaluated to be less than 9.28 pA/\sqrt{Hz} at the gain of 0 dB and operating frequency of 72 kHz, which is the worst cases study. The inset of Fig. 6 shows input referred noise current versus current gain at frequency of 10 MHz.

The Monte-Carlo simulation is done on the threshold voltage of the VGCM in the case of $C_1$ as 2 pF and width of $M_8$ is 0.4 $\mu$m. The total number of runs was 100 and results are drawn in Fig. 7. This figure illustrates that for the 15 mV deviation of threshold voltage, the variation of gain is rather low. To verify the effectiveness of the new structure over process, voltage, and temperature (PVT) variations, VGCM is simulated in different process corners under different supply voltages and temperatures. The results are summarized in Table 1. It can be seen that the VGCM preserves the performance in the whole studied cases. The comparison between the proposed VGCM and some other published works is reported in Table 2.
An Ultra-Low Power Variable Gain Current Mirror

T. Azadmousavi, H. Faraji Baghtash and E. Najafi Aghdam

4 Conclusion

A new simple method for tuning the gain of current mirror is presented in this work. Beside the low power consumption of the proposed circuit, its other important advantage is its very small power consumption variation at various gain settings. In addition, this new architecture is well suited to work under low voltage supply, helping to further reduce the power consumption. These features make the proposed design to be used in ultra-low-voltage applications. The gain of the current mirror can be simply varied from 0 dB to ±10 dB, while the 3-dB bandwidth of the circuit remains constant around 173 MHz. The maximum power consumption of a proposed VGCM is only 3.1 µW which is drawn from a 0.7 V power supply. Simulation results in 0.18 µm standard CMOS technology, confirm effectiveness of the designed circuit.

Table 1: The PVT analysis of the proposed structure.

<table>
<thead>
<tr>
<th>Gain [dB]</th>
<th>tt</th>
<th>tt</th>
<th>ss</th>
<th>ss</th>
<th>ff</th>
<th>ff</th>
</tr>
</thead>
<tbody>
<tr>
<td>27°, 0.7 V</td>
<td>18</td>
<td>16.6</td>
<td>17.4</td>
<td>15.1</td>
<td>14.2</td>
<td>14</td>
</tr>
<tr>
<td>80°, 0.66 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27°, 0.7 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100°, 0.65 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27°, 0.7 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0°, 0.8 V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 2: Performance Comparison of the proposed structure with some other recent works.

<table>
<thead>
<tr>
<th>CMOS Process [µm]</th>
<th>[12]</th>
<th>[16]</th>
<th>[21]</th>
<th>[22]</th>
<th>[23]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power consumption [µW]</td>
<td>61</td>
<td>900</td>
<td>2.05</td>
<td>41.1</td>
<td>2.5</td>
<td>2.3-3.1</td>
</tr>
<tr>
<td>Supply voltage [V]</td>
<td>1.5</td>
<td>1.5</td>
<td>±1.2</td>
<td>1.8</td>
<td>0.7</td>
<td></td>
</tr>
<tr>
<td>3-dB Bandwidth [MHz]</td>
<td>1.708</td>
<td>100</td>
<td>0.189</td>
<td>93.7</td>
<td>33.6</td>
<td>173</td>
</tr>
<tr>
<td>Gain range [dB]</td>
<td>-1.9 to 1.58</td>
<td>0 to 20</td>
<td>0 to 16</td>
<td>-4.3 to 14.9</td>
<td>1.3 to 21</td>
<td>0 to 18</td>
</tr>
<tr>
<td>IRN [pA/sqrt(Hz)]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>4.33</td>
<td>1.1</td>
<td>9.28</td>
</tr>
</tbody>
</table>

*Measurement Results

References


An Ultra-Low Power Variable Gain Current Mirror

T. Azadmousavi, H. Faraji Baghtash and E. Najafi Aghdam


T. Azadmousavi was born in Urmia, Iran, in 1989. She received her B.Sc. degree in Electronic Engineering from Urmia University, Urmia, Iran in 2011. Immediately after that, she started her M.Sc. studies in Microelectronic Research Laboratory at Urmia University. She is currently Ph.D. Student of Electronic Engineering at Sahand University of Technology. Her current research interests include, low power analog and digital integrated circuit, wireless RFIC design and frequency synthesizer.

H. Faraji Baghtash was born in Miandoab, Iran, in 1985. He received the B.Sc. degree from Urmia University in 2007, and M.Sc. and Ph.D. degrees both from Iran University of Science and Technology (IUST), Tehran, Iran in 2009 and 2014, respectively, all in Electronics Engineering. He was with IUST Electronic Research Center Group, from 2007 to 2010 as a Researcher, and Science and Research Branch, Islamic Azad University from 2011 to 2015, as a Fellow Lecturer. He joined Sahand University of Technology, Tabriz, Iran as an Assistant Professor in 2015. He is the author or coauthor of more than 30 national and international papers and also collaborated in several research projects and has a registered Iranian patent. Dr. Faraji Baghtash was selected as distinguished researcher of the IUST in 2011. His current research interests include current mode/voltage mode analog integrated circuit design, low voltage, low power circuit and systems, analog microelectronics and digital system design.
E. Najafi Aghdam was born in Zonouz, Iran, in 1964. He received the B.E. degree from University of Sistan and Baluchestan, Zahedan, Iran, in 1990, and the M.Sc. degree from Amir Kabir University of Technology, Tehran, Iran, in 1994, both in Electronic Engineering. In 1995, he joined the Department of Electric Engineering at Sahand University of Technology, Tabriz, Iran, as a Lecturer. In 2002, he started his Ph.D program dealing with a high-performance bandpass Delta Sigma ADC. The research program is directed by Prof. P. Benabes at SUPELEC, France. Dr. Najafi Aghdam is now an Associate Professor at Sahand University of Technology. His current research interests include mixed mode electronic circuits, delta sigma converters, RFIC design, ultrasonic circuits and electronic measurement.

© 2019 by the authors. Licensee IUST, Tehran, Iran. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license (https://creativecommons.org/licenses/by-nc/4.0/).