Clifford Algebra’s Geometric Product Properties in Image-Processing and its Efficient Implementation

A. Sadr* and N. Orouji*

Abstract: Clifford Algebra (CA) is an effective substitute for classic algebra as the modern generation of mathematics. However, massive computational loads of CA-based algorithms have hindered its practical usage in the past decades. Nowadays, due to magnificent developments in computational architectures and systems, CA framework plays a vital role in the intuitive description of many scientific issues. Geometric Product is the most important CA operator, which created a novel perspective on image processing problems. In this work, Geometric Product and its properties are discussed precisely, and it is used for image partitioning as a straightforward instance. Efficient implementation of CA operators needs a specialized structure, therefore a hardware architecture is proposed that achieves 25x speed-up in comparison to the software approach.

Keywords: Clifford Algebra, Image Processing Visualization, Geometric Product, Hardware Implementation.

1 Introduction

Clifford Algebra (CA) first introduced by W. K. Clifford in the 19th century in order to unify exterior algebra and quaternions introduced by Grassmann and Hamilton, respectively [1]. This unification made CA framework a powerful tool, and its intuitive representations solve the problems in a novel way. Nowadays, researchers deploy CA framework in computer vision to improve their prospect, visualize the problem, and suggest the best solutions [2]. Recently, image processing has become an active topic in computer vision research fields e.g. color image edge detection [3], image segmentation, and registration [4]. Intuitive color representation and comprehensible operators in CA framework present a whole new world for interaction with image-related problems. Quaternion atomic function [5], Clifford Fourier transform [6, 7], filter-based approaches [8], and image analysis in the frequency domain [9] are amongst powerful solutions in this framework.

Despite undeniable avails and various applications, Clifford Algebra has a massive computational load. Along with significant improvements of computational softwares and systems, novel architectures for efficient implementation of CA framework have been proposed. Clucalc dedicated software [10], Gaigen software library [11], Gaalop pre-compiler [12], various co-processors [4, 13-16], and specialized hardware architectures [17] are amongst these novel implementation approaches. Software-based approaches use general-purpose CPUs to execute CA operators. This might be applicable in case of simple simulations and educational purposes, however, it cannot provide enough computational resources for more complicated algorithms, such as edge detection. Therefore, hardware implementations that provide more computational capacity, are superior solutions. Almost all CA co-processors, namely S-Cliffosor [18], CliffordALU [13], ConformalALU [4], and GA co-processor [16], exploited popular FPGA platform and dedicated architectures to perform expected operations [19].

Geometric product (GP) is the most important operator of the CA framework, which performs general geometric operations e.g. reflection, rotation, and translation [20]. In this work, properties and benefits of GP in image processing is discussed, and a hardware architecture for its efficient execution is proposed. This paper is organized as follows: Clifford Algebra three-
Clifford Algebra’s Geometric Product Properties in Image- … A. Sadr and N. Orouji

dimensional space and Geometric Product will be discussed in Section 2. Performing GP on color pixels, mathematical descriptions, and proposed hardware architecture will be the main topics of Section 3. Results of applying GP on color images and consumed computational resources are presented in Section 4. Discussion and conclusion have been made in Section 5.

2 Clifford Algebra Three-Dimensional Vector Space

Clifford algebra is an immense space of multidimensional entities and multitude operators, therefore it’s very important to choose best fitting space and operations according to problem requirements. In image processing problems, the first issue is color image information descriptions, and usually, the simplest solution is the RBG or CMY color system. According to these best-known description systems, the best choice for expressing color information is CA three-dimensional space with \( \{e_1, e_2, e_3\} \) basis vectors [21]. This space is denoted by \( \mathbb{R}_{3,0} \), which means three basis vectors are squared to 1 and none of them is squared to -1 [4]. Each CA \( n \)-dimensional space consists of \( 2^n \) elements, which in this case \( \mathbb{R}_{3,0} \) has \( 2^3 \) elements:

\[
\{1, e_1, e_2, e_3, e_{12}, e_{23}, e_{31}, e_{123}\}
\]

In this notation, 1 stands for all scalar values of \( \mathbb{R}_{3,0} \) space and usually shows the amount of black color in each pixel. The coefficients of \( e_1, e_2 \) and \( e_3 \) basis vectors describe amounts of red, green and blue colors, respectively and represents the RGB color system. Subsequently, \( e_{12}, e_{23} \) and \( e_{31} \) are called bivectors and their coefficients, respectively express the amounts of yellow, cyan, and magenta colors. These three bivectors are the representative of the CMY color system. Finally, the \( e_{123} \) element of \( \mathbb{R}_{3,0} \) is called trivector and expresses the amount of white color. Geometrical representation of these elements is depicted in Fig. 1 using GAviewer 0.85 software [22]. Bivectors (oriented areas) and trivectors (oriented volumes) are obtained by performing wedge products (\(^\wedge\)) on basis vectors:

\[
\begin{align*}
   e_1 \wedge e_j &= e_j (i \neq j) \\
   e_1 \wedge e_j \wedge e_k &= e_{jkl} (i \neq j \neq k)
\end{align*}
\]

2.1 Multivectors and Color Representation

Linear combination of \( \mathbb{R}_{3,0} \) vector space elements results in a multivector. General formation of a multivector is expressed in (3).

\[
M = P + re_1 + ge_2 + be_3 + ye_{12} + ce_{23} + me_{31} + Qe_{123}
\]

Mostly, more than half of coefficients in (3) are zeros, for instance in RGB color representation only \( r, g, \) and \( b \) coefficients are non-zero. As an example, the gray

2.2 Geometric Product

Consider two multivectors namely \( u \) and \( v \). Addition (or subtraction) of these multivectors is equivalent to each element’s corresponding coefficient addition (or subtraction), however, the multiplication case is different. Geometric product (GP) performs multiplication of two multivectors, using an inner product and a wedge product.

\[
u \cdot v + u \wedge v
\]

In (7), \( u \cdot v \) denotes the inner product of two multivectors which ispeer to peer multiplication of coefficients. The \( u^av^b \) term is the wedge product and is similar to the outer product in classic geometries [23]. If \( u \) and \( v \) denote two multivectors in the RGB system, then GP of these two will consist of a scalar term and several bivectors. Depending on the nature of \( u \) and \( v \), these two parts of GP can be interpreted differently, which will be discussed completely in the next section.

3 Geometric Product of Color Images and Different Multivectors: Properties and Implementation

It is shown that GP of every single pixel of a color
image and \( \mathbf{p} \) multivector \((4)\), results in image intensity and achromatic information \([3]\). The scalar part of \( \text{GP} \) is the projection of each pixel’s multivector on the \( \mathbf{p} \) multivector, thus it represents the value or intensity map of the image. On the other hand, pixels with lower chromaticity are closer to the gray multivector, therefore they will have less bivector magnitude. In \([3]\), the bivector part’s magnitude is exploited as a mask for full recognition of achromatic areas, however, we will prove that the avails of the pixel part are more than a mask.

### 3.1 \( \text{GP’s Bivector Component as a Map for Image Partitioning} \)

According to properties of \( \text{GP} \), the closer multivectors’ \( \text{GP} \) will result in the less bivector magnitude, which is depicted in Fig. 2. In Fig. 2 the yellow and purple arrows represent two general multivectors, and the cyan disk is the bivector part of \( \text{GP} \) between these two multivectors (an oriented area). As mentioned before, the swirl length shows the magnitude of the resultant bivector, the closer multivectors have the less swirl length. This exclusivity can be exploited for partitioning images into desired color regions. As if we multiply the image multivectors in a specific color multivector through \( \text{GP} \), the lower magnitude of the bivector part will exhibit more closeness to the specified color.

In addition, pixels with low intensity have a low bivector magnitude and are not necessarily close to the specified color, therefore the scalar part of \( \text{GP} \) is used to discriminate them. Based on both scalar and bivector information, the pixel with low bivector magnitude and low scalar coefficient is neglected, while the pixel with low bivector magnitude and high scalar coefficient is definitely close to the specified color.

### 3.2 The Proposed Hardware Architecture for \( \text{GP Efficient Implementation} \)

Considering \( I(x,y) \) defined in \((5)\) as a color pixel

\[
\text{GP}(I(x,y), \gamma) = \frac{1}{\sqrt{\gamma_1^2 + \gamma_2^2 + \gamma_3^2}} \left[ (r(x,y) \gamma_1 + g(x,y) \gamma_2 + b(x,y) \gamma_3) \mathbf{e}_1 + (r(x,y) \gamma_2 + g(x,y) \gamma_3 - b(x,y) \gamma_1) \mathbf{e}_2 + (r(x,y) \gamma_3 - g(x,y) \gamma_1 + b(x,y) \gamma_2) \mathbf{e}_3 \right]
\]

\[
\text{Sca}(x,y) = \frac{1}{\sqrt{\gamma_1^2 + \gamma_2^2 + \gamma_3^2}} \left[ (r(x,y) \gamma_1 + g(x,y) \gamma_2 + b(x,y) \gamma_3) \right]
\]

\[
\text{Biv}(x,y) = \frac{1}{\sqrt{\gamma_1^2 + \gamma_2^2 + \gamma_3^2}} \times \left[ (r(x,y) \gamma_2 - g(x,y) \gamma_1)^2 + (g(x,y) \gamma_3 - b(x,y) \gamma_1)^2 + (b(x,y) \gamma_1 - r(x,y) \gamma_3)^2 \right]^{\frac{1}{2}}
\]

\[ (8) \]

\[ (9) \]

\[ (10) \]
should be noted that the proposed architecture is able to calculate GP for multivectors in form of (6) with no further changes.

4 Simulations and Implementation’s Specifications

In this section, the results of GP between a color image and a specific color vector demonstrates its ability to categorize an image into different color regions. On the other side, run times of the proposed hardware architecture is compared to C++ software runtimes. Finally, last subsections exhibit resource usage of this architecture, and a comparison to GA co-processor.

4.1 GP Between Color Images and Specific Multivectors

As explained in Section 3, two close multivectors will result in low GP’s bivector magnitude. To demonstrate this assertion, we will operate GP between the well-known tulip image and the yellow color multivector, and analyze the results. The \( \gamma \) multivector defines the mentioned yellow color as:

\[
\gamma = 0.83(0.9e_1 + 0.8e_2) \tag{11}
\]

where \( \gamma_1 = 0.9 \), \( \gamma_2 = 0.8 \), and \( \frac{1}{\sqrt{\gamma_1^2 + \gamma_2^2}} = 0.83 \). The scalar part and bivector part’s magnitude is obtained through the proposed hardware, and is shown in Figs. 5(b) and 5(c), respectively. In these images the lower feature will result in the darker areas, as an instance the center of each tulip’s color is the same as the chosen one, therefore these areas in Fig. 5(c) are darker than the others which shows their lower bivector part’s magnitude. There are many dark regions in Fig. 5(c) which their colors are not close to the \( \gamma \) multivector. The reason behind their low magnitude is their low intensity. The scalar part shown in Fig. 5(b) contains intensity information, therefore it is the best mean to discriminate between low intensity regions and pixels close to the specified color. The final map of yellow color regions in the tulip image is shown in Fig. 5(d).

4.2 Run Times and Resource Usage

In order to attain GP’s software run time, a routine is written in C++ and executed on a general-purpose processor, Intel Core™ i5- 2430M. The GP operation is executed \( 5 \times 10^6 \) times to achieve the average run times. The proposed architecture is implemented on FPGA Virtex-5 XC5VFX200T and simulated using ISE Design Suite 13.1. All hardware run times are calculated based on the final design frequency which is 368.64 MHz and averaged using \( 5 \times 10^6 \) experiments. Software and hardware execution speeds are listed in Fig. 6.

According to Fig. 6, the proposed hardware executes the GP operation almost 25x faster than the software approach.

It should be noted that the latency of each multiplier core in the first stage (Fig. 3) is considered on the corresponding unit. Computational cores, e.g. ADD and MULT cores, are implemented using LogiCore IP Floating-Point Operator v5.0. Resource usage and latency of each core and the proposed architecture are listed in Tables 1 and 2, respectively.

4.3 Performance Comparison With GA Co-Processor

One of the hardware implementations of CA framework in image processing field, is GA co-processor [15, 16]. Same as the proposed hardware, the co-processor exploits single precision numbers in IEEE 754 format. The architecture consists of three six-
Clifford Algebra’s Geometric Product Properties in Image — A. Sadr and N. Orouji

Fig. 4 The Norm Unit architecture.

Fig. 5 GP between the tulip image and yellow multivector: a) The original image, b) Scalar part of GP, c) Bivector part of G, and d) Yellow regions of the image.

Fig. 6 Average run times for a single GP operation.

Table 1 Implementation method, resource usage, and latency of each computational core.

<table>
<thead>
<tr>
<th>Computational Cores</th>
<th>Implementation Method</th>
<th>Resource Usage</th>
<th>Latency for First Operation [Cycles]</th>
<th>Frequency [MHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Logic gates</td>
<td>549 Slice Registers, 427 Slice LUTs, 643 LUT FF Pairs, ----- DSP48E</td>
<td>12</td>
<td>373.134</td>
</tr>
<tr>
<td>SUB</td>
<td>Logic gates</td>
<td>549 Slice Registers, 427 Slice LUTs, 643 LUT FF Pairs, ----- DSP48E</td>
<td>12</td>
<td>373.134</td>
</tr>
<tr>
<td>MULT</td>
<td>Two slices of DSP48E</td>
<td>188 Slice Registers, 99 Slice LUTs, 221 LUT FF Pairs, 2 DSP48E</td>
<td>8</td>
<td>373.134</td>
</tr>
<tr>
<td>DIV</td>
<td>Logic gates</td>
<td>1352 Slice Registers, 758 Slice LUTs, 1429 LUT FF Pairs, ----- DSP48E</td>
<td>28</td>
<td>380.517</td>
</tr>
<tr>
<td>SQRT</td>
<td>Logic gates</td>
<td>808 Slice Registers, 491 Slice LUTs, 901 LUT FF Pairs, ----- DSP48E</td>
<td>28</td>
<td>380.517</td>
</tr>
</tbody>
</table>

Table 2 Resource usage and latency of the proposed hardware architecture.

<table>
<thead>
<tr>
<th>Units</th>
<th>Resource Usage</th>
<th>DualPort RAM 16×32bit</th>
<th>Latency for First Operation [Cycles]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Slice Registers</td>
<td>Slice LUTs</td>
<td>LUT FF Pairs</td>
</tr>
<tr>
<td>Scalar Unit</td>
<td>1899</td>
<td>1295</td>
<td>2241</td>
</tr>
<tr>
<td>Bivector Unit</td>
<td>5483</td>
<td>3667</td>
<td>6289</td>
</tr>
<tr>
<td>Norm Unit</td>
<td>2470</td>
<td>1642</td>
<td>2848</td>
</tr>
<tr>
<td>Total</td>
<td>9949</td>
<td>6610</td>
<td>11384</td>
</tr>
</tbody>
</table>

The co-processor has three different versions. In full multivector version, the co-processor operates GP regardless of whether the coefficients are zero or not. Obviously it takes more processing cycles and resources. As an optimization for image processing purposes, the single core version is presented, which is eliminated unnecessary operations to increase the design’s speed. Also, the dual core version is presented for faster execution.

The speedups of the proposed hardware in comparison...
to different versions of GA co-processor are presented in Table 3. The results show that the proposed hardware is 37.6 times faster than the dual core version at almost the same frequency. The Table 4 exhibits the resource usage of the design in term of used cells. The resource usage of the proposed hardware is only 2.5x more than single core version, which is sensible in comparison to the achieved speedups.

5 Discussion and Conclusion

Clifford algebra is one of the most powerful mathematical tools in visualizing problems in many research fields such as computer vision and image processing. The \( \mathbb{R}^{3,0} \) vector space of this framework is the best fit for mapping color description systems into geometric entities, such as vectors, bivectors (oriented areas), and trivectors (oriented volumes). Besides, the geometric product is an effective CA operator, which performs many geometrical operations, e.g. projection and reflection. Therefore, the combination of images, specific color multivectors, and GP leads to novel approaches of image processing, especially in image partitioning. The GP between image and specific colors multivectors are subjected in this work, and the resultant images were analyzed precisely. Finally, a specialized architecture is suggested for its efficient implementation, which executes the GP operations 25x faster than the software approach.

References


### Table 3 Comparison of required clock cycles and run times.

<table>
<thead>
<tr>
<th>GP Implementation</th>
<th>Image Size</th>
<th>Average Speedup (Compared to 125MHz version)</th>
<th>Average Speedup (Compared to 368.64MHz version)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>128×128</td>
<td>256×256</td>
<td>512×512</td>
</tr>
<tr>
<td>Cycles</td>
<td>Run Time [ms]</td>
<td>Cycles</td>
<td>Run Time [ms]</td>
</tr>
<tr>
<td>Full Multivector [16]</td>
<td>1.42×10^6</td>
<td>11.4</td>
<td>5.97×10^6</td>
</tr>
<tr>
<td>ASIC with Single Core [15]</td>
<td>1.24×10^6</td>
<td>9.5</td>
<td>4.97×10^6</td>
</tr>
<tr>
<td>ASIC with Two Cores [15]</td>
<td>6.37×10^6</td>
<td>4.9</td>
<td>2.55×10^6</td>
</tr>
<tr>
<td>This Work</td>
<td>1.63×10^6</td>
<td>0.13</td>
<td>6.55×10^4</td>
</tr>
<tr>
<td>This Work</td>
<td>1.63×10^6</td>
<td>0.04</td>
<td>6.55×10^4</td>
</tr>
</tbody>
</table>

### Table 4 Resource usages comparison between different implementations.

<table>
<thead>
<tr>
<th>Implementation</th>
<th>Target Device</th>
<th>No. of Cells</th>
</tr>
</thead>
<tbody>
<tr>
<td>GA Co-processor [15]</td>
<td>ASIC Prototype (Single Core)</td>
<td>35,355</td>
</tr>
<tr>
<td>This Work</td>
<td>Xilinx XC5VFX200T</td>
<td>87,368</td>
</tr>
</tbody>
</table>


---

**A. Sadr** received the Ph.D. degree in Instrumentation from Department of Instrumentation & Analytical Science (DIAS), University of Manchester Institute of Science and Technology (UMIST), Manchester, England in 2002. He is currently an Associate Professor in Electronic Engineering Department of Iran University of Science and Technology (IUST). His research interest include non-destructive evaluation, medical instrumentation, and microprocessor & microcontroller-based systems design.

**N. Orouji** received her B.Sc. degree in Electronic Engineering from K.N. Toosi University of Technology, Tehran, Iran in 2014, and M.Sc. degree in Digital Electronic Systems from Iran University of Science and Technology (IUST), Tehran, Iran in 2017. She is currently pursuing the Ph.D. degree in Electronic Engineering in Iran University of Science and Technology. Her research interests are specialized architecture design and novel co-processors.

© 2019 by the authors. Licensee IUST, Tehran, Iran. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license (https://creativecommons.org/licenses/by-nc/4.0/).