A New Topology for Dynamic Voltage Restorer Using High Frequency Link

B. Tousi*, M. Farhadi-Kangarlu* (C.A.) and M. Farzinnia*

Abstract: In this paper a new topology for Dynamic Voltage Restorer (DVR) with high frequency link is proposed. This topology is able to compensate different types of voltage disturbances such as voltage sag, voltage swell and voltage harmonics. According to the obtained equations, this topology operates as a controllable current source to charge the series capacitor. Due to using High Frequency Transformer (HFT), the volume and the weight of the proposed DVR is decreased in comparison with conventional DVRs. This topology contains two ac/ac converters which are using in the input and output of the device. The absence of DC link capacitors and storage elements is the other advantage of using the proposed structure. In order to verify the claimed features, the proposed topology has been simulated by PSCAD/EMTDC software and examined under several disturbance conditions. In addition, an experimental prototype has been designed and tested. The results of the simulation and experimental cases are presented.

Keywords: Dynamic Voltage Restorer, High-Frequency Link, Power Quality.

List of Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$v_i$</td>
<td>Load voltage.</td>
</tr>
<tr>
<td>$v_g$</td>
<td>Grid voltage.</td>
</tr>
<tr>
<td>$v_c$</td>
<td>DVR output voltage.</td>
</tr>
<tr>
<td>$X_{link}$</td>
<td>Link reactance.</td>
</tr>
<tr>
<td>$i_i$</td>
<td>Load current.</td>
</tr>
<tr>
<td>$i_{inj}$</td>
<td>DVR output current (injected current).</td>
</tr>
<tr>
<td>$P_{link}$</td>
<td>Active power flow through the link.</td>
</tr>
<tr>
<td>$P_{inj}$</td>
<td>DVR output power.</td>
</tr>
<tr>
<td>$V_i$</td>
<td>Voltage phasor of the link input.</td>
</tr>
<tr>
<td>$V_o$</td>
<td>Voltage phasor of the link output.</td>
</tr>
<tr>
<td>$\delta$</td>
<td>Leading angle of $V_i$ with respect to $V_o$.</td>
</tr>
<tr>
<td>$\eta_0$</td>
<td>Efficiency of the HFT and the output converter.</td>
</tr>
<tr>
<td>$n$</td>
<td>Turns ratio of the HFT.</td>
</tr>
</tbody>
</table>

1 Introduction

NOWADAYS with proliferation of electronic applications, the Power Quality (PQ) has become an important issue in electrical engineering studies [1]. Voltage disturbances are the most frequent events which threat the PQ in industrial distribution systems [1, 2]. Voltage sag, swell and flicker are some of common disturbances, which may be caused by over loads, short-circuit faults or start-up of the heavy loads. These disturbances can cause substantial economic and data losses due to malfunction of sensitive loads used in industries, hospitals and offices [1–3].

Dynamic Voltage Restorer (DVR) is a series connected custom power device which protects the sensitive loads against the voltage disturbances [3, 4]. DVR operates as a series controllable voltage source and generates the compensation voltage with the required amplitude, phase and frequency to compensate the disturbances [3–5].

Several literatures presented different topologies and
control methods for DVR since now. In general, the presented topologies are categorized into two groups. The first group includes the topologies which supplied by the Energy Storage (ES) elements such as batteries, flywheel, large capacitors, etc. [6–8]. Due to the limited energy storage, the first group of topologies is incapable to compensate severe voltage disturbances for long time intervals [3–5]. Also the used storage elements result in increasing the volume, weight and price of the DVR. Since the reliability of ES is very low, the reliability the DVR is decreased by using the ES. In the other words, the elimination of ES from the topology increases the reliability of the DVR. In order to improve the disadvantages of the first group, the second type of DVR has been presented. In the second group, DVR is directly connected to the grid and the required energy is directly provided from the grid. Therefore, there is no need for ES in the second category. The presented topology in [9] uses direct three-phase to three-phase converter to compensate the balanced and unbalanced disturbances. The proposed topology in [10], energizes the compensator of each phase from the two other phases. In order to protect the sensitive loads against the rapid voltage disturbances, the three-phase hybrid transformer is used in [11]. Reference [12] presents another voltage compensator based on matrix converter without ES elements. This category of DVRs is able to compensate the voltage for long-time intervals but, the compensation capability is directly dependent on the grid voltage. For this reason, the second group is unable to compensate severe voltage sags. However, the lack of ES in the second type of DVR causes the decreasing of the weight but the weight of the injection transformer is noteworthy amount. For this reason, several types of DVR with high frequency transformer are presented. In [13], a new DVR topology with a high frequency link transformer is presented. Another topologies using High Frequency Link (HFL) and buck converter are presented in [14–16]. The presented topology of DVR in [17] compensates the voltage sag using a high frequency link with an ES element.

Clearly, the presented DVRs studies in the literature are not limited to those mentioned above. Other studies have been also done on the DVRs considering both topologies [18] and control methods [19–20]. A comprehensive review of the DVR systems is presented in [21].

In this paper a new topology for three-phase DVR is proposed. This topology is able to compensate different types of voltage disturbances. The proposed topology is directly connected to the grid. Moreover, a HFL is used to control the amount of the transferred power and compensation. The HFL is responsible to control the power flow in addition of voltage isolation. The volume and the weight of the structure are reduced due to use of HFT. In the next section, the electrical topology of the proposed DVR along with the fundamentals of the operation is discussed. Then, the proposed method to control the switching and detecting the voltage disturbances is expressed. The simulation and experimental results verify the proper performance of the proposed topology under different disturbance conditions.

2 High Frequency Transformer-Based AC-AC DVR

The issue which has not been investigated widely in the DVR topologies is the injection transformers. In DVRs, the transformers are usually employed to isolate the compensation voltage from the grid voltage in addition of increasing the amplitude of injected voltage. Using the transformer causes to increase the weight and volume of the DVR topology. In order to overcome this issue, applying the HFL in DVR can be an effective alternative. Fig. 1 shows the block diagram of the conventional ac/ac conversion using HFL in different systems. In this method, the input AC voltage is rectified and converted to High Frequency (HF) AC voltage. Afterward the converted voltage is transferred by HFT to the secondary side. The DC-link capacitors are employed to provide the smooth DC voltage for both of inverters placed in primary and secondary sides. Evidently, the required size of the transformer core is inversely proportional to the square of the frequency. Therefore, the mass of the structure is reduced in comparison with the converters using low-frequency transformers.

Fig. 2 shows the proposed topology for DVR with HFL. Although the proposed topology is a three-phase DVR, herein after only one phase (first phase) is studied to avoid repetition. As depicted in the figure, the proposed topology contains two ac/ac converters in each phase which are connected through the HFL. The input converter consists of three bidirectional switches which are marked with $S_{1}, S_{2}$ and $S_{3}$. This converter is used to convert the grid voltage into the input voltage of the HFL which is indicated by $v_{i}(t)$. Indeed, this converter produces the HF AC voltage using the input low-frequency AC voltages. As shown in the figure the generated HF voltage by the second converter is marked with $v_{o}(t)$. At the output side, a capacitor is inserted to carry the injected voltage for compensating the disturbance. Same as the input section, the output ac/ac converter is used as a link between high frequency part and low-frequency parts. The output converter is formed by two bidirectional switches which are indicated by $S_{4}$ and $S_{5}$. Also, when no voltage disturbance is detected, the DVR should be in bypass mode; in order to bypass the DVR, the bypass switch $S_{6}$ is used which is a bidirectional power-electronic switch. As expressed in previous section, the proposed topology is not the first structure based on HFT but, the main feature of this topology in comparison of presented ones is the elimination of rectifiers and DC link capacitors. This
A New Topology for Dynamic Voltage Restorer Using High …

B. Tousi, M. Farhadi-Kangarlu and M. Farzinnia

will cause the reduction in weight, volume and evaluated cost.

The detailed control methods of the input and output ac/ac converters are discussed in the next subsection. The link reactance \((X_{\text{link}})\) is used to avoid short-circuit and limit the power flow to nominal amount for protecting the power switches. The HFT is used to isolate the injection voltage from the grid voltage in addition of increasing the compensation capability. Applying the HFT in the proposed topology causes reduction in volume and weight of the structure in comparison with the conventional topologies of DVR. Since, the HFT is used and the switching frequency is rather high, the topology would be more suitable for low-voltage (LV) cost-effective applications such as household applications.

The operation of the DVR is like a variable voltage source \((v_i)\) which is placed in series with the grid line and the load voltage is sum of the grid and DVR voltage:

\[
v_i(t) = v_{iL}(t) + v_L(t)
\]  

(1)

When the grid voltage is under disturbance condition, DVR starts to generate the proper amount of voltage to protect the sensitive load. For instance, when the amount of voltage sag is equal to 20\% \((v_{iL}=0.8\, \text{pu})\) the generated voltage by DVR should be equal to 0.2pu in phase with the grid voltage. On the other hand when the voltage is distended, the DVR is responsible to compensate voltage be generating the voltage with the phase difference of 180 degrees from the phase voltage.

According to the proposed topology, the voltage of the output capacitor is affected by two parameters; the load current \((i)\) and the injected current to the capacitor \((i_{\text{inj}})\).

\[
v_i(t) = v_{iL}(t) + \frac{1}{C_L} \int_{t_1}^{t} (i_{\text{inj}}(t) - i(t)) dt
\]  

(2)

The load current is an independent parameter varies with the amount of the connected load and its waveform can be non-sinusoidal for nonlinear types of the loads. Consequently, \(i_{\text{inj}}\) is the available parameter to control the compensation voltage in each condition. On the other hand, amount of injected current has influenced by the average of transferred power through the HFL and the required compensation voltage generates by controlling the power flow. By considering the high difference between the frequencies of the HF link and the grid, the variation of low-frequency voltages can be neglected during the given switching period while the link parameters are considered under steady condition. Therefore, the average amount of power flow through the link is calculated as follows:

\[
\bar{P}_{\text{link}}(t) = \Re \left[ \left( V_i(t) \angle 0 \right) \frac{V_x(t) \angle \delta(t)}{j X_{\text{link}}} \right]
\]

\[
\bar{P}_{\text{link}}(t) = \frac{V_x(t) V_i(t) \sin \delta(t)}{X_{\text{link}}} \quad -\frac{\pi}{2} \leq \delta(t) \leq \frac{\pi}{2}
\]  

(3)
In the above equality, the amounts of the $V_i(t)$ and $V_o(t)$ are the amplitude of the input and output voltages of the HFL, respectively. It should be noted that the variation of the amplitudes and the phase angle in (3) are very smooth and can be neglected for several dozen consecutive periods. The $\delta(t)$ phase angle is the accessible variable to control the amount of power flow. It means that, when $\delta(t)$ has a negative amount, the power is transferred to the output side and the voltage of capacitor starts to increase. Otherwise, when $\delta(t)$ is greater than zero the power is transferred from the capacitor to the grid and consequently the capacitor voltage will be decreased.

By considering $\eta_o$ as the efficiency of the HFT and output converter, the injected power to output capacitor is obtained as follows:

$$P_{oj}(t) = \eta_o P_{inj}(t) = \eta_o V_o(t)V_i(t) X_{\text{link}} \sin \delta(t)$$

(4)

The following equality can be considered between instantaneous amount of capacitor voltage and $V_o(t)$:

$$V_o(t) = n\left(1 - \frac{THD \%}{100}\right) V_e(t)$$

(5)

where, $n$ denotes the turn ratio of HFT.

Same as (5), the following equality is expressed for the voltage of the input side:

$$V_i(t) = \frac{1}{2}\left(1 - \frac{THD \%}{100}\right)\left|V_{e,\text{max}}(t) + V_{e,\text{min}}(t)\right|$$

(6)

where, $V_{e,\text{max}}(t)$ and $V_{e,\text{min}}(t)$ are the instantaneous maximum and minimum amounts of grid voltages.

Considering Eqs. (4)-(6), the injected current to capacitor is obtained as follows:

$$I_{oj}(t) = \frac{P_{oj}(t)}{V_o(t)}$$

$$= \frac{\eta_o n \sin \delta \left(1 - \frac{THD \%}{100}\right)\left|V_{e,\text{max}}(t) + V_{e,\text{min}}(t)\right|}{2 X_{\text{link}}}$$

(7)

According to the above equation, the injected current is a function of the grid voltages. Therefore, the proposed topology can be modelled as a variable current source in parallel with output capacitor. In this case the single capacitor can be used as the output filter instead of LC type. For this reason, the required output filter of the proposed topology is smaller in comparison with the used filter of the conventional DVRs.

3 Control Method

3.1 Switching Method

In this subsection, the control process of switches is explained. The proposed method for both of input and output converter is based on Pulse Width Modulation (PWM). At first, the switching method of input converter is expressed. As mentioned in the previous section the input converter is responsible for converting the grid voltage into high frequency voltage. Fig. 3 shows the voltage waveforms of the input converter. According to the figure, the input voltage of the high frequency link ($v_i$) is the result of the proper switching between minimum and maximum amounts of input voltages. The switching period ($T_s$) is decomposed into two sections which are indicated by positive ($t_p$) and negative ($t_n$) intervals. In the positive interval the controller commands the converter to conduct the maximum input voltage to the link. In the same way, the converter conducts the minimum amount of input voltage to high frequency link. In order to eliminate the low-order components of input voltage the following equation should be satisfied.

$$t_p v'_{g,\text{max}} + t_n v'_{g,\text{min}} = 0$$

(8)

where, $v'_{g,\text{max}}$ and $v'_{g,\text{min}}$ denote the maximum and minimum amount of input voltage in $j^{th}$ switching period. As mentioned the switching period is sum of the positive and negative time intervals. Therefore, the following equations are obtained:

$$t_p = \frac{v'_{g,\text{min}}}{v'_{g,\text{max}} - v'_{g,\text{min}}} T_s$$

(9a)

$$t_n = \frac{v'_{g,\text{max}}}{v'_{g,\text{max}} - v'_{g,\text{min}}} T_s$$

(9b)

Fig. 4 shows the voltage waveforms of the output converter. This converter is responsible to convert the output voltage of the high frequency link ($v_o$) into the low-frequency voltage of capacitor voltage. As shown in the figure, when the switching command is high the positive amount of $v_o$ should be conducted to the link. Otherwise, the converter connects the negative voltage of capacitor to the link. In order to control the power flow through the link, the phase difference between the command signal of input and output.

3.2 Reference Signal Generation

Fig. 5 shows the block diagram of the proposed control method. As the first step, the grid voltage is passed through low-pass filter to cancel the high order harmonics of the grid voltage. The Phase Locked Loop (PLL) generates a sinusoidal waveform in phase with the grid voltage. Then, by using the obtained phase and the reference amplitude ($V_{r,ref}$) the reference signal of the grid voltage is obtained. In order to detect the disturbance, the absolute difference of the reference signal with the grid voltage is calculated and passed through PI controller. When the disturbance is occurred, the difference between the grid voltage and reference
Fig. 3 The voltage waveforms of input converter.

signal is increased and the comparator will detect the disturbance. The difference of the reference signal and the grid voltage is equal the required compensation voltage or reference signal of compensation \((v_{c,ref})\). Afterward, the hysteresis method is used to control the phase difference between the high frequency link according to the subtraction of the measured and reference compensation voltages. Finally, the proper commands are sent to the gates based on discussed method.

The main goal of this control part is generating the proper reference signals for the converters. In this method, the hysteresis band with the width \(\beta\) is defined around the reference signal of the compensation voltage. Fig. 6 shows the reference signal with the considered hysteresis bands. According to this method, when the measured voltage of capacitor \((v_{c,m})\) is smaller than the lower limit \((v_{c,ref}^-)\), the amount of phase difference between the input and output voltages is set to the maximum amount (\(\delta = 90\) degrees). Also, when the measured voltage is greater than the higher limit \((v_{c,ref}^+\)) the phase difference is set to the minimum amount (\(\delta = -90\) degrees). Furthermore, when the measured voltage is located between the bands the phase difference is set to zero. Therefore, by controlling the power flow through the high frequency link, the capacitor voltage is changed in the hysteresis band.

4 Discussion on the Compensation Capacity

As expressed previously, the basic different of the proposed topology with the conventional topologies is the compensation based on the current control. This means that the DVR compensate the disturbances by injecting the sufficient current to the series capacitor by measuring load voltage. Therefore, calculating the compensation capability will be different from the conventional voltage based DVRs. For this purpose, the grid voltage is considered under sag condition:

\[
V_s = 1 - \frac{sag\%}{100} \text{ pu}
\]

In the above equation, \(sag\%)\) refers to the percentage of voltage drop in the grid voltage. This means in the normal condition the \(sag\%)\) is equal to zero and when the \(sag\%)\) is equal to 100, it expresses the complete power outage in the system.

By considering the in-phase compensation method, the compensation voltage is obtained as follows:

\[
V_c = V_{l,rated} - V_s = 1 - \left(1 - \frac{sag\%}{100}\right) = \frac{sag\%}{100} \text{ pu}
\]

By considering the load current equal to 1 pu with zero phase difference from voltage, the required injected power will obtained as follows:

\[
P_{inj} = V_c I \cos \phi = \frac{Sag\%}{100} \text{ pu}
\]

Considering Eqs. (7) and (13) the following result is concluded:

\[
Sag\% = \frac{\eta_n \sin \delta \left(1 - \frac{THD\%}{100}\right) \left(1 - \frac{THD\%}{100}\right) V_c \min \left|v_y(t)\right| + \left|v_{c,m}(t)\right|}{2X_{sa}}
\]

By simplifying the equation and considering the rectangular THD\% equal to 55.1% the following result
compensation capability will increase at the same turn ratio of the transformer. This means, the proposed topology can achieve higher compensation capability in comparison with the conventional voltage-based DVRs with the constant transformer turn ratio.

5 Calculation of the Efficiency

In order to calculate the amounts of efficiency factors for the input and output converters, the losses have divide into the switching and conduction losses. The losses caused by the switching appear in start time of on and off states. As shown in Table 1, the waveforms of current and voltage of the switch have simplified as a ramp function. Therefore, the power losses of one switch during a cycle is obtained as follows:

\[
P_{\text{sw,loss}} = \int_{t_{\text{on}}}^{t_{\text{off}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt + \int_{t_{\text{off}}}^{t_{\text{on}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt
\]

\[
= \int_{t_{\text{on}}}^{t_{\text{off}}} \frac{1}{6}V_{\text{DS}}I_{\text{DS}}(t)dt + V_{\text{DS}}I_{\text{DS}}t_{\text{off}}
\]

(18)

In the above equation, \(V_{\text{DS}}\) and \(I_{\text{DS}}\) are the blocked voltage and conducted current through drain and source pins of the MOSFET. Since the used switches are in bidirectional configuration, the block voltage in the primary converter is divided between two MOSFETs.

\[
\frac{V_{\text{DS}}}{4} \leq V_{\text{DS}} \leq \frac{V_{\text{c}}}{2}
\]

(19)

The block voltage in the output side is approximately equal to the compensation voltage.

\[
0 \leq V_{\text{DS}} \leq V_{\text{c}}
\]

(20)

In addition of the switching losses, the power losses due to the current conduction through the switches and

5 Calculation of the Efficiency

In order to calculate the amounts of efficiency factors for the input and output converters, the losses have divide into the switching and conduction losses. The losses caused by the switching appear in start time of on and off states. As shown in Table 1, the waveforms of current and voltage of the switch have simplified as a ramp function. Therefore, the power losses of one switch during a cycle is obtained as follows:

\[
P_{\text{sw,loss}} = \int_{t_{\text{on}}}^{t_{\text{off}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt + \int_{t_{\text{off}}}^{t_{\text{on}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt
\]

\[
= \int_{t_{\text{on}}}^{t_{\text{off}}} \frac{1}{6}V_{\text{DS}}I_{\text{DS}}(t)dt + V_{\text{DS}}I_{\text{DS}}t_{\text{off}}
\]

(18)

In the above equation, \(V_{\text{DS}}\) and \(I_{\text{DS}}\) are the blocked voltage and conducted current through drain and source pins of the MOSFET. Since the used switches are in bidirectional configuration, the block voltage in the primary converter is divided between two MOSFETs.

\[
\frac{V_{\text{DS}}}{4} \leq V_{\text{DS}} \leq \frac{V_{\text{c}}}{2}
\]

(19)

The block voltage in the output side is approximately equal to the compensation voltage.

\[
0 \leq V_{\text{DS}} \leq V_{\text{c}}
\]

(20)

In addition of the switching losses, the power losses due to the current conduction through the switches and

5 Calculation of the Efficiency

In order to calculate the amounts of efficiency factors for the input and output converters, the losses have divide into the switching and conduction losses. The losses caused by the switching appear in start time of on and off states. As shown in Table 1, the waveforms of current and voltage of the switch have simplified as a ramp function. Therefore, the power losses of one switch during a cycle is obtained as follows:

\[
P_{\text{sw,loss}} = \int_{t_{\text{on}}}^{t_{\text{off}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt + \int_{t_{\text{off}}}^{t_{\text{on}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt
\]

\[
= \int_{t_{\text{on}}}^{t_{\text{off}}} \frac{1}{6}V_{\text{DS}}I_{\text{DS}}(t)dt + V_{\text{DS}}I_{\text{DS}}t_{\text{off}}
\]

(18)

In the above equation, \(V_{\text{DS}}\) and \(I_{\text{DS}}\) are the blocked voltage and conducted current through drain and source pins of the MOSFET. Since the used switches are in bidirectional configuration, the block voltage in the primary converter is divided between two MOSFETs.

\[
\frac{V_{\text{DS}}}{4} \leq V_{\text{DS}} \leq \frac{V_{\text{c}}}{2}
\]

(19)

The block voltage in the output side is approximately equal to the compensation voltage.

\[
0 \leq V_{\text{DS}} \leq V_{\text{c}}
\]

(20)

In addition of the switching losses, the power losses due to the current conduction through the switches and

5 Calculation of the Efficiency

In order to calculate the amounts of efficiency factors for the input and output converters, the losses have divide into the switching and conduction losses. The losses caused by the switching appear in start time of on and off states. As shown in Table 1, the waveforms of current and voltage of the switch have simplified as a ramp function. Therefore, the power losses of one switch during a cycle is obtained as follows:

\[
P_{\text{sw,loss}} = \int_{t_{\text{on}}}^{t_{\text{off}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt + \int_{t_{\text{off}}}^{t_{\text{on}}} v_{\text{DS}}(t)i_{\text{DS}}(t)dt
\]

\[
= \int_{t_{\text{on}}}^{t_{\text{off}}} \frac{1}{6}V_{\text{DS}}I_{\text{DS}}(t)dt + V_{\text{DS}}I_{\text{DS}}t_{\text{off}}
\]

(18)

In the above equation, \(V_{\text{DS}}\) and \(I_{\text{DS}}\) are the blocked voltage and conducted current through drain and source pins of the MOSFET. Since the used switches are in bidirectional configuration, the block voltage in the primary converter is divided between two MOSFETs.

\[
\frac{V_{\text{DS}}}{4} \leq V_{\text{DS}} \leq \frac{V_{\text{c}}}{2}
\]

(19)

The block voltage in the output side is approximately equal to the compensation voltage.

\[
0 \leq V_{\text{DS}} \leq V_{\text{c}}
\]

(20)

In addition of the switching losses, the power losses due to the current conduction through the switches and
diodes should be calculated. For this case, the electrical models of the MOSFET and diode during the current conduction are considered as follows:

\[ v_{f, MOS} = V_f + R_f I_{DS} \]
\[ v_{f, D} = V_D + R_D I_D \]  \hspace{1cm} (21)

During the on state of each switch, one of the MOSFETs with a diode is conducting the current. So, the power loss during the conduction is formulated as follows:

\[ P_{loss,cond} = \left[ (V_f + V_D) I_{DS} + (R_f + R_D) I_{DS}^2 \right] \times \left[ 1 - (t_{on} + t_{off}) f_r \right] \]  \hspace{1cm} (22)

The conducted current by each MOSFETs in the input converter is obtained as follows:

\[ I_{DS} = I_{tot} \]
\[ = 0.5 \left( 1 - \frac{THD\%}{100} \right) \left[ |v_{e, max}(t)| + |v_{e, min}(t)| \right] - i \left( 1 - \frac{THD\%}{100} \right) n_v \]
\[ = \frac{2X_{tot} \left[ 0.11 \left( |v_{e, max}(t)| + |v_{e, min}(t)| \right) \right]^2 + [0.22 n_v]^2}{X_{tot}} \]  \hspace{1cm} (23)

In the above equation, amount of the THD\% and THD\% considered equal to 55. Same as previous, the conducted current by the MOSFETs in the output converter is obtained as follows:

\[ I_{DS} = n I_{link} \]
\[ = n \left[ 0.11 \left( |v_{e, max}(t)| + |v_{e, min}(t)| \right) \right] \left[ + [0.22 n_v] \right]^2 \]  \hspace{1cm} (24)

By using the Eqs. (19)-(23) and considering the losses of the transformer and inductor, the amounts of the efficiency in the 50% of sag disturbance is equal to 82.67% while the efficiency in 50% of swell disturbance is equal to 76.43%.

### 6 Simulation and Experimental Results

The simulation and experimental studies of the DVR structure and the control method proposed in the above sections, are presented in this section to assess the presented DVR system. In this examination, a transformer with three taps has been used to create the disturbance condition. The sag generator structure is shown in Fig. 7. The taps are connected through bidirectional power-electronic switches (common-emitter IGBTs) to the output (input of the DVR). As it is clear from Fig. 7, sag and swell conditions can be realized by turning ON the switch \(S_{1,3}\) and \(S_{2,1}\), respectively. Also, in normal condition (no sag is occurred) the switch \(S_{2,1}\) is turned ON.

Table 2 indicates the details of the system parameters used in the simulation and experiments. Fig. 8 shows the experimental prototype of the proposed topology. The 11N80 and 23N50L power MOSFETs are used in the input and output converters, respectively. In order to increase the amplitude of injected current, the turn ratio of the HFT \(n\) has been considered to be 1. Moreover, the injection capacitor and the inductor of the high frequency link have been set to be 20\(\mu\)F and 0.25\(\mu\)H, respectively. As mentioned, the link inductor is used to protect the power switches by restricting the amplitude of the current. The LPC1768 processor has been employed to control the switching and generating the reference signals.

The simulation and experimental results for sag condition are presented in Fig. 9 and Fig. 10, respectively. The simulation of the proposed DVR has accomplished by PSCAD/EMTDC software. The grid voltage is shown in Fig. 10(a) and Fig. 9, is under the condition of 40% voltage sag during the 9 cycles. As shown in Fig. 10(b), the proposed DVR generated the

---

**Table 2: System parameters.**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid Amplitude [V]</td>
<td>210(\sqrt{2})</td>
</tr>
<tr>
<td>Frequency [Hz]</td>
<td>50</td>
</tr>
<tr>
<td>Load Resistance [Ω]</td>
<td>50</td>
</tr>
<tr>
<td>Inductance [mH]</td>
<td>60</td>
</tr>
<tr>
<td>Frequency [Hz]</td>
<td>50</td>
</tr>
<tr>
<td>Filter Capacitance [µF]</td>
<td>20</td>
</tr>
<tr>
<td>Switching frequency [kHz]</td>
<td>40</td>
</tr>
</tbody>
</table>
required compensation voltage for compensating the voltage mitigation on the sensitive load side. The fully compensated load voltage is presented in Fig. 10(c). In addition, the voltage waveform of the secondary side of HFT is shown in Fig. 11. As obvious, the amplitude of the waveform is equal to the instantaneous amount of compensation voltage.

The simulation and experimental results for the voltage swell compensation are presented in Fig. 12 and Fig. 13. As shown in Fig. 13(a), 40% voltage swell is applied on the grid voltage for a considered time interval. In Fig. 13(b), the DVR output voltage is indicated. In the case of voltage swell, the output voltage of the DVR is opposite to the grid voltage to reduce it to the rated value. The compensated load voltage under swell disturbance is presented in Fig. 13(c). According the simulation and experimental results, the proposed topology is properly capable to compensate the over voltages.

The simulation results for compensating the harmonic distortion are shown in Fig. 14. According to the figure, the grid voltage is in normal condition for 0.015s from the beginning then, the grid voltage encounters with a 40% sag and simultaneously fifth-order harmonic for 9 cycles. During the voltage disturbances, the proposed DVR detects the distortion and generates the proper voltage. As shown in the figure, the DVR generates the required compensation voltage so that the load voltage has a constant-magnitude sinusoidal waveform. Therefore, the proposed DVR is also able to compensate for different simultaneous events.
A New Topology for Dynamic Voltage Restorer Using High Frequency Link

B. Tousi, M. Farhadi-Kangarlu and M. Farzinnia

Iranian Journal of Electrical and Electronic Engineering, Vol. 15, No. 3, September 2019

Fig. 13 Experimental results for swell compensation (vertical axis: 100V/div, horizontal axis: 20ms/div), a) grid voltage, b) injected voltage, and c) load voltage.

Fig. 14 The simulation results for compensating the harmonic distortion.

Table 3 Comparison of the proposed topology with other relevant topologies.

<table>
<thead>
<tr>
<th>Reference</th>
<th>Type</th>
<th>Number of Switches</th>
<th>Transformer Type</th>
<th>Mass</th>
<th>Switches Voltage Stress</th>
</tr>
</thead>
<tbody>
<tr>
<td>[23]</td>
<td>Single Phase to Single Phase</td>
<td>8</td>
<td>Low Frequency</td>
<td>High</td>
<td>Very Low</td>
</tr>
<tr>
<td>[25]</td>
<td>Single Phase with ES</td>
<td>2</td>
<td>Low Frequency</td>
<td>High</td>
<td>Low</td>
</tr>
<tr>
<td>Proposed Topology</td>
<td>Three Phases to Single Phase</td>
<td>12</td>
<td>High Frequency</td>
<td>Low</td>
<td>Medium</td>
</tr>
</tbody>
</table>

7 Conclusion

Dynamic Voltage Restore (DVR) with high frequency link has been presented in this paper. The proposed structure is constructed by some bidirectional power-electronic switches, an inductor and a high-frequency isolation transformer. Due to high operation frequency of the injection transformer, the mass of the magnetic core has been reduced. As a result of using direct AC-AC converter, the energy storage element is not required in the proposed topology. Moreover, thanks to the high-frequency transformer, the volume and weight of the DVR is reduced. As the simulation results indicated, the proposed DVR system can cope with various types of voltage-related problems such as voltage sag, voltage swell and voltage harmonics. In Table 3, a comparison between the proposed DVR with the recent presented topologies is expressed. According the table, the compared topology is in single phase to single phase arrangement which need lower number of switches due to lack of two other phases in the input side. On the other hand, the proposed topology is supplied by three phases and it causes the increasing of robustness in compensation under different types of disturbances. In the other word, if the mentioned topologies would be used in three phases to single phase mode, the number of switches will increase by three times. Lack of the transformer will result in incrementing of voltage stress in power switches [24]. As mentioned, using ESE in the topology will result in limitation of compensation energy and increasing the amounts of the weight and the volume.

References

A New Topology for Dynamic Voltage Restorer Using High Frequency Link Cycloconverter Without Commutation Problem

B. Tousi, M. Farhadi-Kangarlu and M. Farzinnia


A New Topology for Dynamic Voltage Restorer Using High 

... B. Tousi, M. Farhadi-Kangarlu and M. Farzinnia


B. Tousi received the B.Sc. degree in Electronic Engineering from University of Tabriz, Tabriz, Iran. He received the M.Sc. and Ph.D. degrees both in Electric Power Engineering from Amirkabir University of Technology, Tehran, Iran, in 1995 and 2001, respectively. He is now an Associate Professor at Faculty of Electrical and Computer Engineering, Urmia University, Urmia, Iran. His research interests include analysis and applications of power electronics and electric power system studies.

M. Farhadi-Kangarlu was born in Kangarlu, East Azerbaijan, Iran, in 1987. He received the B.Sc., M.Sc. and Ph.D. degrees (first class Hons.) all in Electrical Power Engineering from the University of Tabriz, Tabriz, Iran, in 2008, 2010, and 2014, respectively. His research interests include power electronic converters analysis and design, power quality, and custom power devices. Dr. Farhadi-Kangarlu received the Best Researcher Award of the East Azerbaijan Province in 2011, Khwarizmi Youth National Award and the University of Tabriz Best Student Award in 2012, Best Young Award (in science and technology) of the East Azerbaijan Province in 2013, IEEE Iran Section Distinguished Ph.D. Thesis Award, and Iran National Elites Foundation Research Grant Award in 2015 and 2018. He has published more than 50 research papers, registered 7 patents, and co-authored a book. He joined the Faculty of Engineering, Urmia University, Iran in September 2014, where he is an Assistant Professor.

M. Farzinnia was born in Miyaneh, Iran in 1991. He received B.Sc. degree in Electrical Engineering from Urmia University, Urmia, Iran, in 2012, the M.Sc. degree in 2014 from University of Tabriz, Tabriz, Iran. Currently, He is Ph.D. student in Electrical Engineering in Urmia University. He is also licensed as the after-sales engineer of Kraftpowercon Sweden AB and Castlet Co. in Middle East area. His current research interests include, power quality, and the related problems to renewable energy such as, MPPT.