A Current-Mode Single-Resistance-Controlled Oscillator Employing VDCC and All Grounded Passive Elements

T. S. Arora*(C.A.)

Abstract: Realization of a novel single-resistance-controlled oscillator, employing an active element and all grounded passive elements, is the purpose of this manuscript. With requirements for completing the design being only a single Voltage Differencing Current Conveyor and four grounded passive components, it is also a preferable choice for integrated circuit implementation. The designed circuit has an independent control of the frequency of oscillation and current mode output can be achieved from high impedance port, explicitly. Simulation results are presented using PSPICE software along with the regular mathematical analysis. At last experimental verification of the proposed circuit is shown using commercially available integrated circuits.

Keywords: Active Devices, Current Mode Circuits, Quadrature Oscillator, Voltage Differencing Current Conveyor, Sinusoidal Oscillator.

1 Introduction

There is an inevitable competition between voltage-mode (VM) and current-mode (CM) circuits. The current-mode circuits have advantages over voltage mode circuits like higher bandwidth, low power consumption, low component count, etc. [1]. Sinusoidal oscillators are the essential and elementary units for analog signal processing operations whose applications can easily be found in the soil measurement system, zero-IF and image-reject receivers, etc. [2, 3]. The purpose of sinusoidal oscillators is to generate a sinusoidal waveform, whose combination can be converted into any of a periodic signal and can be analyzed mathematically with the help of the Fourier series [4].

The design of sinusoidal oscillator using different active building blocks (ABBs) such as, current differencing buffered amplifier (CDBA) [5, 6], third generation current conveyor (CCIII) [7, 8], differential voltage complementary current conveyor (DVCCC) [9, 10], four-terminal floating nullor (FTFN) [11], modified current differencing transconductance amplifier (MCDTA) [12], operational trans-resistance amplifier (OTRA) [13, 14], plus type second generation current conveyor (CCII+) [15], fully differential current conveyor (FDCCII) [16], differential difference current conveyors feedback amplifier (DDCCFA) [17], differential input and buffered transconductance amplifier (DBTA) [18], inverting second generation current conveyor (ICCII) [19], differential difference current conveyors (DDCC) [20], voltage differencing current conveyor (VDCC) [21-28] is already there in open literature. Single-resistance-controlled oscillator (SRCO) is a special class of the waveform generator where the condition of oscillation (CO) and frequency of oscillation (FO) can be controlled through a single passive resistor. The task of designing a pure sinusoidal oscillator includes the employment of a minimum number of active and passive elements, use of grounded/ floating passive components, provision of explicit current outputs, and flexibility of having independent CO and FO and so on. The detailed compendium of the features of the existing SRCOs in comparison with the proposed circuit is shown in Table 1. It is worth noting here that only such oscillator circuits have been taken into consideration where only single active device is sufficient to make the complete design.

Here in the manuscript, the author presents one such
A Current-Mode Single-Resistance-Controlled Oscillator ... T. S. Arora

Table 1 Comparison of salient characteristics of already published sinusoidal oscillators

<table>
<thead>
<tr>
<th>S.No</th>
<th>Ref. No</th>
<th>Active device</th>
<th>No of passive elements</th>
<th>All grounded passive components</th>
<th>Availability of explicit output</th>
<th>Independent FO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>[9]</td>
<td>DVCCC</td>
<td>5</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>2</td>
<td>[10]</td>
<td>DVCCC</td>
<td>5</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>3</td>
<td>[11]</td>
<td>FTFN</td>
<td>5</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>4</td>
<td>[12]</td>
<td>MCDTA</td>
<td>4</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>5</td>
<td>[13]</td>
<td>OTRA</td>
<td>5</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>6</td>
<td>[14]</td>
<td>OTRA</td>
<td>5</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>7</td>
<td>[15]</td>
<td>CCII+</td>
<td>5</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>8</td>
<td>[16]</td>
<td>FDCCII</td>
<td>5</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>9</td>
<td>[17]</td>
<td>DDCCFA</td>
<td>5</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>10</td>
<td>[18]</td>
<td>DBTA</td>
<td>5</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>11</td>
<td>[19]</td>
<td>ICCII</td>
<td>5</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>12</td>
<td>[20]</td>
<td>DDCC</td>
<td>4</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Proposed Circuit</td>
<td></td>
<td>4</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

The proposed circuit of SRCO that employs only a single active element along with all grounded passive components. The designed oscillator circuit provides explicit current output from its high impedance port and its FO can be independently controlled, i.e., without affecting CO, through a grounded passive resistor. The feasibility of the derived circuit is validated with the help of software simulations as well as hardware experimental results, which are incorporated in the manuscript.

The entire paper is further partitioned into 6 segments. In the upcoming section, the proposed design with ideal mathematical analysis is provided. The non-ideal and sensitivity are represented in Section 3. Another imperative mathematical calculation, i.e., parasitic analysis is mentioned in Section 4. The design has been practically validated in two sections, where Section 5 includes simulation results and Section 6 demonstrates the experimental results. At last, the manuscript is summarized with the conclusion.

2 Proposed Circuit

In 2009, Biolek et. al. proposed a novel versatile active element named as Voltage Differencing Current Conveyor (VDCC) [29]. It is composed of two distinct ABBs, i.e., OTA (operational transconductance amplifier) and CCII (second generation current conveyor). The fixed hardwired connection between these two sub-blocks makes complete design more versatile. Fig. 1 shows the block diagram of the active element. The characteristic equation of ideal VDCC is given in (1).

\[
\begin{bmatrix}
I_N \\
I_P \\
I_Z \\
V_X \\
I_{WP} \\
I_{WN}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
g_m & -g_m & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 0 & 0 & 1 \\
0 & 0 & 0 & -1
\end{bmatrix}
\begin{bmatrix}
V_P \\
V_N \\
V_Z \\
I_X
\end{bmatrix}
\]

(1)

The proposed circuit of SRCO that employs few passive elements and a single VDCC is delineated in Fig. 2. It can be easily visualized from Fig. 2 that the given oscillator utilizes only grounded passive elements, along with the feature of providing explicit output from its high impedance port. To get the mathematical model of the proposed oscillator, the characteristic equation of VDCC is applied to the circuit. By opting simple circuit fundamentals, the characteristic equation of designed SRCO comes out as given by (2). The two conditions, mathematically responsible for reproducing the oscillations, i.e., CO and FO are presented in (3) and (4).

\[
s^2 + s \left[ \frac{1}{C_1 R_1} \cdot \frac{g_3}{C_2} + \frac{g_4}{C_3 C_2} \cdot \frac{1}{R_2 - R_1} \right] = 0
\]

(2)

CO: If \( C_1 = C_2, \quad \frac{1}{R_1} - g_3 = 0 \)

(3)

FO: \( \omega_0 = \left[ \frac{g_3}{C_3 C_2} \cdot \frac{1}{R_2 - R_1} \right] \)

(4)

It is evident from (4) that the wide swing in the oscillation frequency can be easily achieved, without altering the oscillation condition, by changing the value of the grounded passive resistance \( R_2 \). On the other hand, the oscillation condition can also be orthogonally set, with the help of grounded resistor \( R_1 \).

3 Non-Ideal and Sensitivity Analysis

Before this section, all the analysis and calculations,
to get the desirable mathematical outcomes, were performed considering the active element an ideal block. Once the focus shifts to the non-idealities of the active device, equations get changed. The non-ideal, characteristic equation of the VDCC, is represented by (5). By applying the simple fundamentals of network analysis and using (5) in it, on the proposed oscillator circuit, new equations emerge, as given by (6)-(8). The non-ideal characteristic equation of the derived sinusoidal oscillator is presented in (17). The

\[ I_x = \alpha g_w (V_p - V_N) \]

\[ V_x = \beta V_x \]

\[ I_{wx} = \gamma x I_x \]

\[ I_{wx} = -\gamma x I_x \]

\[ s^2 + s \left[ \frac{1}{C_1 R_1} - \frac{\alpha g_3}{C_2} \right] + \frac{\alpha g_3}{C_2} \left[ \beta g_w + 1 \right] = 0 \]  

(6)

CO:  

\[ \frac{1}{C_1 R_1} = 0 \]  

(7)

FO:  

\[ \dot{\theta}_0 = \sqrt{\frac{\alpha g_3}{C_2} \left[ \beta g_w - \frac{1}{R_2} \right]} \]  

(8)

By inspection of the equations, i.e., (6)-(8), it is perceivable that there is not much deviation between the ideal and non-ideal behavior of the oscillator, thus justifying the design example.

The sensitivity performance of the derived SRCO has been accounted by analyzing the sensitivity of frequency of oscillation, towards passive elements and trans-conductance gain. This analysis has been derived for both, ideal and non-ideal frequency. The variations in ideal FO has been provided by (9)-(11), whereas the same for non-ideal FO has been shown in (12)-(14). The sensitivity measure of non-ideal FO also includes non-ideal parameters, i.e, \( \alpha, \beta, \) and \( \gamma_w, \) given in (15).

\[ S_{c_{\text{i}}} = S_{c_{\text{i}}} = -\frac{1}{2} \]  

(9)

\[ S_{\gamma_i} = \frac{1}{2} \]  

(10)

\[ S_{\gamma_i} = -\frac{1}{2} \left[ \frac{g_3}{C C R_2} \left( \frac{1}{R_2} - \frac{1}{R_1} \right) \right] \]  

(11)

\[ S_{\gamma_i} = \frac{1}{2} \left[ \frac{g_3}{C C R_2} \left( \frac{1}{R_2} - \frac{1}{R_1} \right) \right] \]  

(12)

\[ S_{\gamma_i} = \frac{1}{2} \left[ \frac{\alpha g_3}{C C R_2} \left( \frac{1}{R_2} - \frac{1}{R_1} \right) \right] \]  

(13)

\[ S_{\gamma_i} = \frac{1}{2} \left[ \frac{\alpha g_3}{C C R_2} \left( \frac{1}{R_2} - \frac{1}{R_1} \right) \right] \]  

(14)

\[ S_{\gamma_i} = \frac{1}{2} \left[ \frac{\alpha g_3}{C C R_2} \left( \frac{1}{R_2} - \frac{1}{R_1} \right) \right] \]  

(15)

Above solved equations, (9)-(15) reflect that the non-ideal factors of the device does not influence much the functioning of the designed SRCO as all the sensitivity calculations are under permissible limits, i.e., from -1 to 1.

4 Parasitic Analysis

This section of the manuscript shows the effects of the parasitics on the proposed circuit. A well-known block diagram of VDCC, under the influence of device parasitics, is shown in Fig. 3 [21]. When the block of VDCC, used in Fig. 2, is replaced by this parasitic block, a new circuit diagram comes into existence, shown in Fig. 4. The device parasitic resistance \( R_p \) comes in series with the grounded resistance \( R_z \) and its effect gets diluted by external passive resistor. Similarly, the parallel parasitic resistance that appears across Z terminal gets merged with \( R_1 \). The capacitive parasitic element, i.e., \( C_p \) gets neglected in presence of physical external grounded capacitor, i.e., \( C_2 \). In order to avoid convoluted mathematical analysis, some assumptions and simplifications have been taken into considerations. The cumulative effect of parallel resistance of \( R_p \) and \( R_{c-} \)-terminals, is reflected by \( R_{b0} \), in Fig. 4.

Assumptions and simplifications

\[ R_p = R_1 \parallel R_z \]

\[ R_2 >> R_z \]

\[ R_{b0} = R_p \parallel R_{c-} \]

\[ C_2 >> C_p \]

The second-order characteristic equation of the derived sinusoidal oscillator is presented in (17). The
oscillation condition and mathematical formula to attain oscillation frequency are given by (18) and (19), respectively.

\[
s^2 + s \left[ \frac{1}{C_2 R_b} - g_3 \right] + \frac{1}{C_1 R_a} = 0 \quad (17)
\]

**Condition of Oscillation:**

\[
\frac{1}{C_2 R_b} - g_3 + \frac{1}{C_1 R_a} = 0 \quad (18)
\]

**Oscillation Frequency:**

\[
\omega_0 = \frac{1}{\sqrt{C_1 C_2 \left( \frac{1}{R_b} + \frac{g_3}{R_a} + \frac{g_3}{R_z} \right)}} \quad (19)
\]

The above equations are derived after taking into consideration the assumptions, given in (16), which was done for the purpose of simplifying the mathematical analysis. The actual values of parasitic elements, such as \( R_1 = 43\Omega, R_2 = 362k\Omega, R_3 = 141k\Omega, C_p = C_i = 0.92pF \), have been taken from [21]. If these values are combined, as per the circuit theory, with passive element values, i.e., \( C_1 = C_2 = 35pF, R_1 = 3.65k\Omega, R_2 = 2.1k\Omega \), then frequency was obtained as 1.05MHz. Ideally, the frequency was 1.07MHz. Thus, the presence of parasitics imposes an inconsiderable effect on oscillator design, thereby making it a parasitic insensitive configuration.

5 Simulation Results

For the purpose of justifying the idea of single resistance-controlled oscillator, it is verified through software simulations in this section. Cadence PSpice software simulation tool has been used to obtain all the simulation results. The simulation results are bifurcated into two parts. At the outset, simulations are presented using CMOS version of the VDCC, later on simulations have been performed using the PSpice model of commercially available integrated circuits.

5.1 Simulation Results Using CMOS Model of VDCC

The well-known CMOS version of the VDCC has been considered here, taken from [23]. The aspect ratios used for simulating the design circuit are shown in Table 2 [24]. The validation has been performed with

---

### Table 2: Aspect ratio of MOS transistors [24].

<table>
<thead>
<tr>
<th>Transistors</th>
<th>W/L [( \mu m )]</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M4</td>
<td>3.6/1.8</td>
</tr>
<tr>
<td>M5-M6,M4a,M5a,M6a</td>
<td>7.2/1.8</td>
</tr>
<tr>
<td>M7-M8,M2a,M7a,M8a</td>
<td>2.4/1.8</td>
</tr>
<tr>
<td>M9-M10</td>
<td>3.0/0.72</td>
</tr>
<tr>
<td>M11-M12</td>
<td>9/0.72</td>
</tr>
<tr>
<td>M13-M16</td>
<td>14.4/0.72</td>
</tr>
<tr>
<td>M17</td>
<td>13.85/0.72</td>
</tr>
<tr>
<td>M18-M22</td>
<td>0.72/0.72</td>
</tr>
</tbody>
</table>
0.18\(\mu\)m TSMC technology whose process parameters are stated in [30], with supply voltages being \(V_{DD} = -V_{SS} = 0.9V\) and bias currents being \(I_{B1} = 50\mu A\) and \(I_{B2} = 100\mu A\). By adjusting the above specified bias current and voltage values a trans-conductance factor \(g_m\) of 277\(\mu A/V\) is attained.

The elementary waveform, presenting the workability of the designed sinusoidal oscillator, is transient response where exponentially growing oscillation starts and attains a stable amplitude at a fixed frequency value, shown in Fig. 6. To get this sustained and desired frequency of oscillation, the following passive components values are chosen, \(R_1 = 3.65k\Omega\), \(R_2 = 2.1k\Omega\), \(C_1 = C_2 = 35pF\), and \(g_m = 277\mu A/V\). The frequency attained through simulation is 1.05 MHz, though it was designed to get a value of 1.07 MHz, thus producing an error of 1.87% in the simulated waveform. To see the clarity of the waveform, only a few cycles of its time period, also known as steady-state response, is represented in Fig. 7. The FFT (Fast Fourier Transform) analysis at designated frequency has also been obtained in Fig. 8, to see the sub-harmonics present in the generated signal. To widen the scope of the oscillator’s generated waveforms and to ensure its stretchable range, a graph has been plotted between frequencies of oscillation with respect to the external grounded passive resistance \(R_2\), shown in Fig. 9. The percentage of distortion introduced in the circuit due to the presence of sub-harmonics, which is given in Fig. 8, has been presented in Fig. 10, for all usable frequencies.

5.2 Simulation Results Using IC version of VDCC

In this section of simulation results, the same sinusoidal oscillator circuit, but with another model of VDCC, has been tested. Here the VDCC has been designed using off-the-shelf Integrated Circuits (ICs). There are various possible solutions to realize VDCC with commercial available ICs such as (a) Utilizing AD844 and LM13700 [31] (b) possible realization using AD844 and CA3080 (not published anywhere yet) (c) employing only OPA 860 [23, 28]. The approach mentioned in the last is utilized here, due to certain advantages.

(i) Wider bandwidth of OPA860
(ii) Only a single variety of IC is sufficient to design complete VDCC block
(iii) The transconductance of this special purpose amplifier can directly be controlled by an external passive resistor.

Fig. 11 shows the realization of VDCC as an active building block, employing OPA860 along with few
passive components. Here it is worth noting that the first ever VDCC realization using OPA 860 is given in [28], later on a modified version of the same is presented in [23]. In [33] a step further modification has been performed in the circuit layout to get the improved results and the same model of VDCC has been used here for simulation purposes.

OPA860 is also known as diamond transistor or can also act as a current-controlled current conveyor (CCCII). The discrete realization of VDCC is explained as follows. Here Q1 and Q2 form the OTA part of VDCC whereas Q3, Q4, and Q5 make the output available for X, WP, and WN terminals [33].

The passive component values used here for simulation, are $R_1 = 0-300\Omega$, $R_2 = 300\Omega$, $C_1 = C_2 = 470\text{pF}$ and $R_m = 1/g_m = 330\Omega$. The theoretical frequency obtained, with the above-specified values, is 726.7kHz and the simulated frequency has been obtained as 680.7kHz, with an error of 6.7% in software simulations. The transient waveform of the proposed oscillator, when designed using OPA860, is shown in Fig. 12 whereas the steady-state response is represented in Fig. 13. FFT analysis of the derived oscillator at designated frequency is presented in Fig. 14.

6 Experimental Work

For practical verification of the designed oscillator, VDCC is realized with the help of OPA 860 IC which is an 8 pin SOIC, converted into DIP using SOIC to DIP converter. The actual hardware diagram of the derived circuit is shown in Fig. 15. The instruments used while performing the experiment are two Keysight programmable DC power supply (E3632A), Caddo 803, 30MHz 2 channel 4 trace Cathode Ray Oscilloscope (CRO), and Keysight digital multimeter (U1252B). The supply voltage requirement, to operate the experimental setup, is ±5V. In order to generate the waveform, the passive element values have been kept same as those which were used during software simulations using OPA860. Fig. 16 shows the real waveform as displayed on the screen of the oscilloscope. The wide range of operating frequency, with respect to the variation in the value of a physical resistance $R_2$, is depicted in Fig. 17. This graph includes three different curves, i.e., ideal frequency values, simulated values, and experimental frequencies, obtained on varying $R_2$. 

Fig. 12 Transient waveform of the proposed circuit using ICs.

Fig. 13 Steady-state response of the oscillator using OPA860.

Fig. 14 FFT analysis of the designed oscillator.

Fig. 15 Actual diagram of the oscillator using OPA860.

Fig. 16 Output waveform as displayed on the oscilloscope.

Fig. 17 Frequency of oscillation with respect to a grounded passive resistor $R_2$ (for OPA860).
7 Conclusion
A single-resistance-controlled oscillator using only grounded passive elements and a single active device was presented in this manuscript. The circuit is a desirable choice for integrated circuit implementation because of the utilization of all grounded passive components. Availability of output from high impedance port, negligible effect of device parasitic on design, and independent tunability of the frequency of oscillation are some of the salient characteristics of the designed circuit. All sorts of mathematical analysis, supporting the novel architecture of the circuit, are discussed in detail in the manuscript. To check the practicality of the design, both software simulation and hardware implementation results, have been included.

Acknowledgment
The experimental work has been performed in Digital Electronics Lab. at the National Institute of Technology Uttarakhand, Srinagar, Uttarakhand. I also acknowledge the efforts and support that has been extended by Ms. Soumya Gupta, Research Intern, at National Institute of Technology Uttarakhand, in preparation of the manuscript.

Funding
This research did not receive any specific grant from funding agencies in the public, commercial, or not-for-profit sectors.

References
A Current-Mode Single-Resistance-Controlled Oscillator … T. S. Arora


T. S. Arora obtained B.Tech. Degree (Electronics and Communication Engineering) from Dehradun Institute of Technology, Dehradun, M.Tech. (Signal Processing) from Netaji Subhas Institute of Technology, New Delhi, and Ph.D. (Analog Signal Processing) from Uttarakhand Technical University, Dehradun. He is currently working as an Assistant Professor with the Department of Electronics and Communication Engineering, National Institute of Technology, Uttarakhand, India. His research interests are in the area of analog integrated circuits and signal processing, electronic devices and circuits, and micro-electronics. He has authored or co-authored more than 25 research papers in international journals and conferences.

© 2020 by the authors. Licensee IUST, Tehran, Iran. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license ([https://creativecommons.org/licenses/by-nc/4.0](https://creativecommons.org/licenses/by-nc/4.0)).