A Coupled Inductor Based High Voltage Gain DC-DC Converter Using Interleaved Voltage Multiplier Cells

S. Pourjafar*, H. Shayeghi*(C.A.), H. Madadi Kojabadi**, M. Maalandish***, and F. Sedaghati*

Abstract: In this work, a non-isolated high step up DC-DC converter using coupled inductor and voltage multiplier cell is proposed. The proposed converter conversion ratio is efficiently extended by using a coupled inductor. An interleaved configuration of two diode-capacitor cells is applied to step up the voltage conversion ratio and decrease the voltage stress across the switches. Also, in the suggested converter high voltage gain is provided by low turn ratio of the coupled inductor which decreases the volume of cores. Moreover, the reverse recovery problem of output diode is diminished by recycling the leakage inductance energy of the coupled inductor. It causes to increase the overall system efficiency. Furthermore, the voltage multiplier cells lead to clamp the voltage spikes through the switch, when the switch turns off. The comparison between the suggested converter and similar converters is provided to verify its advantages. To validate the effectiveness of the suggested converter, a 200W laboratory prototype with 20V input and 150V output voltages operating at 25kHz switching frequency is carried out and experimental test consequences are given.

Keywords: Non-Isolated Converter, High Conversion Ratio, Coupled Inductor, Voltage Multiplier Cell.

1 Introduction

PHOTOVOLTAIC (PV) is one of the best techniques for absorbing green energy to solve the serious problems of global warming and lack of energy that occurs by energy consumption [1-3]. Also, PV is one of the most significant systems for receiving energy in the world and it will have the largest share of electricity generation among all renewable energy candidates until 2040 [4]. But there are some drawbacks in terms of PV systems as follow [5, 6]:

- The magnitude of produced voltage by PV panels is low and is changed by ambient temperature and solar radiation;
- The capability of the used converter to track the maximum power point is complex;
- The efficiency of PV modules is low.

Therefore, DC-DC converters with high conversion ratio are needed to convert the PV generated low voltage to the required high voltage level [7]. The conventional boost and buck-boost converters are famous topologies to step up the voltage. High voltage gain cannot obtain for these topologies due to losses caused by the inductor, filtering capacitor, switch and output diode. But then, the extreme increase in duty ratio of switch, makes the reverse recovery problem appear seriously and also, the power rating of the diode is increased [8-11]. The quadratic boost structure, which utilizes a single power switch, is another converter to step up the voltage, where the conversion ratio is specified as a quadratic function of the duty ratio [12, 13]. However, excessively increasing of duty cycle in these topologies restricts the switching frequency and system size. So, under this condition, the output voltage is very low and the problem of electromagnetic
interference (EMI) is intensified [14]. However, a lot of active switches are necessary to realize a high voltage gain. Also, the control unit is complicated, which causes the complexity of the power circuit and also cost increasing [15]. A coupled inductor is modeled as a transformer function to increase the voltage conversion ratio in non-isolated DC-DC converters [16-19]. The main drawback in terms of these converters is voltage spikes through the active switches due to the leakage inductance and high costs. In order to solve these problems, the clamped circuits are utilized which can provide zero voltage operation of switches (ZVS) and zero current operation of switches (ZCS) conditions, which results in complexity of power circuit and its high cost [20-22]. Various high gain DC-DC structures based on the coupled inductor and switch capacitor structure have been introduced in the literature [23, 24]. The main features of these converters are that the voltage conversion ratio can be regulated in PWM mode; less active power switches and magnetic components are utilized. In order to achieve high voltage gain, the switched capacitor units and the boost converter can be combined [25-27]. These converters can obtain appropriate voltage gain with low current ripple contents which leads to reduce the EMI. The basic impedance of these topologies is high current and voltage ripples [27]. Interleaved converters with small size, weight and a small amount of magnetics are used in high power applications. Therefore, the sizes of input inductors and capacitors are intensely reduced. The voltage stress through the power switches is not higher than the half of the produced voltage for a single multiplier stage. However, reverse recovery currents through the multiplier diodes are large [28].

In this study, a novel non-isolated DC-DC converter with high conversion ratio is proposed. The suggested structure consists of a coupled inductor with two windings, just one active switch and two interleaved voltage multiplier units that are composed of diodes and capacitors. The voltage gain of the presented converter depends on the turn’s ratio of the coupled inductor. The produced leakage inductance energy by coupled inductor is retrieved which leads to improving the overall efficiency of the converter. The diode-capacitor units are utilized to increase the output voltage and also, clamp the voltage through the switch which leads to reduce the voltage stress of the semiconductors. Thus, by using single switch with lower resistance $R_{DS(on)}$, the conduction losses are reduced.

2 Operational Function of Proposed DC-DC Converter

Fig. 1 illustrates the power circuit and equivalent circuit of the suggested topology. As shown in this figure, the proposed structure includes single active switch, an input inductor $L_{in}$ for reduction of input current ripple, a coupled inductor contains inductors $L_{t1}$ and $L_2$ with $n=2$, the first voltage multiplier cell contains two capacitors $C_2$ and $C_3$, and diodes $D_1$ and $D_2$, and second voltage multiplier cell contains capacitor $C_1$ and diode $D_0$. Capacitor $C_3$ and diode $D_1$ act as a clamp circuit to decrease the peak voltage of the switch. The coupled inductor’s primary and secondary inductors are denoted via $L_1$ and $L_2$. An ideal transformer with turn ratio of $n (n_{m_2})$ is used for modeling the coupled inductor where $L_0$ is leakage inductance and $L_m$ is magnetizing inductance.

To ease the analysis of the presented converter, the following suppositions are considered:

- All capacitors have large contents as their voltages are fixed during one switching period.
- Input current ($i_{In}$) is continuous because of large input inductance.
- The used elements are ideal except the leakage inductance of the coupled inductor.

The proposed converter operation in CCM (Continuous Condition Mode) and DCM (Discontinuous Conduction Mode) are analyzed as given in the following. In order to facilitate the analysis, the leakage inductor of the coupled inductor ($L_0$), is ignored during the CCM and DCM operations.

2.1 CCM Operation

The basic waveforms of the converter operation in CCM are illustrated in Fig. 2(a). Two time intervals can be considered for each switching period in CCM operation.

**First Mode:** At this time instant, the switch $S$ starts to conduct. Diodes $D_1$ and $D_2$ are in reverse bias by voltages $V_{C3}$ and $V_{C3}$, respectively. The only diode
\[ V_{\text{Clm}} = V_{\text{in}} + V_{C1} - V_{C3} \]  \hspace{1cm} (1)

The voltages across inductors \( L_1 \) and \( L_2 \) are calculated as given in (2) and (3).

\[ \begin{align*}
V_{L1} &= V_{C2} - V_{C1} \\
V_{L2} &= V_{C3} - V_{C1}
\end{align*} \]  \hspace{1cm} (2) and (3)

As shown in Fig. 3(b), the switch \( S \) is switched off in
second mode and above equations can be rewritten.

\[ V_{L1} = V_m + V_{c1} - V_o \]  
(4)

\[ V_{L2} = V_m - V_{c1} - V_{c3} \]  
(5)

\[ V_{L3} = V_m - V_{c1} - V_{c3} \]  
(6)

Volt-second balance law is utilized for the inductors \( L_{in} \), \( L_{1} \), and \( L_{2} \) as follows:

\[ \int_{0}^{T} V_{L1} \, dt + \int_{0}^{T} V_{L2} \, dt = 0 \]  
(7)

\[ \int_{0}^{T} V_{L1} \, dt + \int_{0}^{T} V_{L3} \, dt = 0 \]  
(8)

\[ \int_{0}^{T} V_{L2} \, dt + \int_{0}^{T} V_{L3} \, dt = 0 \]  
(9)

From (1)-(9), the voltages of the capacitors \( C_1 \), \( C_2 \), and \( C_3 \) can be obtained as follows:

\[ V_{c1} = \frac{V_o (D-1)^2 + V_m (2D-1)}{1-D} = \frac{n-D}{2n-1} V_o \]  
(10)

\[ V_{c2} = \frac{D}{1-D} V_m = \frac{D(n-1)}{2n-1} V_o \]  
(11)

\[ V_{c3} = \frac{V_m}{1-D} = \frac{(n-1)}{2n-1} V_o \]  
(12)

The voltage gain in CCM operation \( (M_{CCM}) \), is obtained as follows:

\[ M_{CCM} = \frac{V_o}{V_m} = \frac{2n-1}{(n-1)(1-D)} \]  
(13)

With regard to Fig. 3(a), the peak voltage of the main switch \( (V_{Sw}) \), is determined as follows:

\[ V_{Sw} = V_{c3} = \frac{n-1}{2n-1} V_o \]  
(14)

Also, the voltage across diodes \( (V_{D1}, V_{D2}, \text{and} V_{Do}) \) are calculated as follows:

\[ V_{D1} = V_{Sw} = \frac{n-1}{2n-1} V_o \]  
(15)

\[ V_{D2} = V_{Do} = \frac{n}{2n-1} V_o \]  
(16)

### 3.2 DCM Operation

There are three time intervals in DCM operation. Modes 1 and 2 in DCM are similar to the modes 1 and 2 in CCM. Fig. 3(c) illustrates the mode 3 in DCM operation. In this mode, only diode \( D_o \) conducts and so, the following equations are derived:

\[ V_{L1} = V_m + V_{c1} - V_{c3} \]  
(17)

\[ V_{L2} = 0 \]  
(18)

\[ V_{L3} = V_m + V_{c1} - V_o \]  
(19)

Volt-second law is used for the coupled inductors and the following equations are achieved:

\[ \int_{0}^{T} V_{L1} \, dt + \int_{0}^{T} V_{L2} \, dt + \int_{0}^{T} V_{L3} \, dt = 0 \]  
(20)

\[ \int_{0}^{T} V_{L1} \, dt + \int_{0}^{T} V_{L2} \, dt + \int_{0}^{T} V_{L3} \, dt = 0 \]  
(21)

\[ \int_{0}^{T} V_{L2} \, dt + \int_{0}^{T} V_{L3} \, dt + \int_{0}^{T} V_{L1} \, dt = 0 \]  
(22)

Therefore, the voltage across the capacitors \( C_1 \), \( C_2 \), and \( C_3 \) can be determined in the following.

\[ V_{c1} = \frac{(D^2 + nD' - D V_o)}{D(D-1) + D'(D + 2n - 1)} \]  
(23)

\[ V_{c2} = \frac{D(nD' + D - l)V_o}{D(D-1) + D'(D + 2n - 1)} \]  
(24)

\[ V_{c3} = \frac{D(D-1) - D'(2D-1)V_o}{D(D-1) + D'(2D-1)} \]  
(25)

\( D' \) and the voltage gain of the suggested converter during this time interval are calculated as given in (26) and (27).

\[ D' = \frac{D(1 - D')}{(1 - D')} \]  
(26)

\[ M_{DCM} = \frac{V_o}{V_m} = \frac{D(1 - D)V_m}{D'(n-1)(1-D)} \]  
(27)

The peak current value through the secondary side inductor of the coupled inductor \( (I_{L2}) \), is equal to:

\[ I_{L2} = \frac{(1-D)DT}{1-2n} V_o \]  
(28)

By knowing that in steady-state operation, the average currents through the capacitors are zero, the average current of diodes \( D_1, D_2, \text{and} D_3 \) are equal to the average of output current \( (I_o) \), so we have:

\[ I_{D1} = I_{D2} = I_{Do} = I_o = \frac{1}{2} D' I_{L2} \]  
(29)

Substituting (28) and (29) into (26), the voltage conversion ratio of the converter in DCM is achieved as follows:

\[ M_{DCM} = \frac{D + 2n - 1}{(n-1)(1-D)} \frac{D}{n-1} \frac{D}{2k_{inv}(2n-1)} \]  
(30)

### 3.3 BCM Operation

Since the voltage conversion ratio in CCM operation is equal to the voltage gain in DCM operation, it means that the converter operates in BCM. Based on (13) and (27), the normalized time constant of boundary operation is represented by the following equations.
\[ M_{CCM} = M_{DCM} \]  
\[ \tau_{L,2} = D(1-D)^2 \]  

(31)  
(32)

Fig. 4 illustrates the curve of boundary normalized secondary winding of the coupled inductor time constant \( \tau_{L_{2,CCM}} \) versus duty ratio \( D \). The suggested converter operates in the CCM when \( \tau_{L_{2,CCM}} \) is higher than \( \tau_{L_2} \). Conversely, the converter operates in DCM when \( \tau_{L_2} \) is determined to be higher than \( \tau_{L_{2,CCM}} \).

### 3.4 Current Analysis

In the first time interval, when the active switch is switched on, the capacitor currents are represented as follows:

\[ I_{C_{1ON}} = I_{L_1} + I_{L_2} - I_m \]  
\[ I_{C_{2ON}} = -I_{L_1} \]  
\[ I_{C_{3ON}} = I_{C_{1ON}} - I_{C_{2ON}} \]  
\[ I_{C_{0ON}} = -I_D \]  

(33)  
(34)  
(35)  
(36)

When the switch is turned off in the second time interval, the following equations are achieved for the capacitors current:

\[ I_{C_{1OFF}} = I_{L_1} + I_{L_2} - I_m \]  
\[ I_{C_{2OFF}} = -I_{L_1} \]  
\[ I_{C_{3OFF}} = I_{D_1} - I_{C_{2OFF}} \]  
\[ I_{C_{0OFF}} = -I_{C_{1OFF}} - I_o \]  

(37)  
(38)  
(39)  
(40)

By utilizing the current-second balance law for capacitors, the average current through the capacitors in the first and the second modes are achieved in the following:

\[ I_{C_{1ON}} = -I_{C_{2ON}} = I_{C_{3ON}} = \frac{I_{out}}{D} \]  
\[ I_{C_{2OFF}} = -I_{C_{1OFF}} = -I_{C_{3OFF}} = \frac{I_{out}}{1-D} \]  

(41)  
(42)

Now, by remarking \( n=2 \), the following equations are obtained:

\[ I_{L_1} = I_{L_2} = \frac{I_o}{D} \]  

(43)

\[ I_{L_2} = I_{C_{1ON}} + I_{C_{2ON}} + I_m = \frac{3I_o}{1-D} \]  
\[ I_{SW} = I_{L_1} = \frac{3I_o}{1-D} \]  
\[ I_{D_1} = I_{L_2} = \frac{3I_o}{1-D} \]  
\[ I_{D_2} = I_{C_{1ON}} = \frac{I_o}{D} \]  
\[ I_{D_o} = -I_{C_{1OFF}} = \frac{I_o}{1-D} \]  

(44)  
(45)  
(46)  
(47)  
(48)

### 4 Key Parameters Design Procedure

#### 4.1 Input Inductor

The converter input current ripple should be low as possible as, to increase the lifespan of energy sources connected to the converter. Therefore, input inductor \( (L_{in}) \) is designed to have an input current ripple value nearly 10-20% of the average input current, which can be obtained as given in (49).

\[ L_{in} = \frac{nV_{in}D}{(2n-1)f_s\Delta I_{lm}} \]  

(49)

#### 4.2 Magnetizing Inductor and Turn Ratio of Coupled Inductor

Coupling inductive value is determined by magnetic inductance \( (L_m) \). It is important to design the magnetizing inductance as the converter works in CCM. So, the acceptable magnetizing inductor value is obtained as given in the following:

\[ L_m = \frac{nV_{in}D}{f_s\Delta I_{lm}} \]  

(50)

where \( \Delta I_{lm} \) is the current ripple of the magnetizing inductor. The turn ratio should be selected in such a way that the voltage rating of devices be low. To obtain the turn ratio of the coupled inductor, the following equation is used:

\[ n = \frac{n_1}{n_2} = \frac{V_o(1-D)-V_{in}}{V_o(1-D)-2V_{in}} \]  

(51)

The turn ratio of the coupled inductor is estimating by selecting the switching duty ratio, and also the power device voltage and current stresses can be determined.

#### 4.3 Capacitors

The capacity of the output capacitor, \( C_o \), which limits the output voltage in CCM operation, can be written as follows:

\[ C_o = \frac{P_D}{f_sV_o\Delta V_o} \]  

(52)
According to the capacitor currents, the capacity of the capacitors $C_1$, $C_2$, and $C_3$ is given as follows:

$$C_{1,2,3} = \frac{P_o}{fV_c\Delta V_{C_{1,2,3}}} \quad (53)$$

$\Delta V$ is named as capacitor voltage ripple which is considered 5-10% of average voltage. The voltage and current waveform of capacitors are depicted in Fig. 5.

### 4.4 System Losses Analysis

The power losses of the suggested converter can be divided into the following groups:
1. Power losses of the switch;
2. Power losses of the diodes;
3. Power losses of the Capacitors;
4. Power losses of the magnetic components.

Some variable symbols of parasitic elements are introduced in the following:
- $r_{DS,\text{ON}}$: resistance of power switch in On-state;
- $r_C$: ESR values of Capacitors;
- $r_D$: On-state resistance of diodes $D_1$, $D_2$, $D_3$;
- $v_{FD}$: Diodes forward voltages;
- $r_L$: The ESR value of the magnetic components.

The power losses of the power switch can be determined by summation of the conduction and switching losses. The conduction loss of the active switch, $P_{\text{DS(on)}}$, is achieved in the following.

$$P_{\text{DS(on)}} = r_{DS}I_{s,\text{rms}}^2 \quad (54)$$

Switching loss occurs when the active switch is switched ON and OFF. So, the converter switching loss ($P_{\text{SW}}$), is written as follows:

$$P_{\text{SW}} = \frac{1}{2}f_s(t_r + t_o)I_{s,\text{avg}}V_{s,\text{avg}} \quad (55)$$

where $f_s$ is switching frequency, $V_{s,\text{avg}}$ is the average voltage through the switch, $I_{s,\text{avg}}$ is the average current through the switch, $t_r$ is the rise time of the switch and $t_o$ is the turn-off delay time. Therefore, the total power loss of the switch ($P_{\text{switch}}$) is obtained as given in (56).

$$P_{\text{switch}} = P_{\text{DS(on)}} + P_{\text{SW}} \quad (56)$$

The major loss of a diode is conduction loss due to the existence of the internal resistance, and diode forwards voltage loss. The conduction losses through the diodes are computed as follows:

$$P_d = r_{D,\text{offs}}I_{s,\text{rms},\text{Diode}}^2 \quad (57)$$

and diodes forward voltage losses are obtained as follows:

$$P_{V_F(Diode)} = V_F(Diode)I_{s,\text{rms},\text{Diode}} \quad (58)$$

Power losses of capacitors due to ESR are determined as given in (58).

$$P_{\text{P(caps)}} = r_c I_{s,\text{rms}}^2 \quad (59)$$

The magnetic losses due to the existence of the coupled inductor and input inductor, are calculated in the following.

$$P_L = r_L I_{s,\text{rms}}^2 \quad (60)$$

By highlighting the overall system losses, the following equation is utilized to estimate the efficiency of the suggested converter:

$$\eta = \frac{P_{\text{out}}}{P_{\text{out}} + P_{\text{Losses}}} \times 100\% \quad (61)$$

All mentioned losses by considering $n$=2, $D$=0.6 and related to the experimental results in the nominal output power, are shown in Fig. 6. It should be noted that the core losses through the input inductor and coupled inductor are negligible by comparing to other conduction losses. Thus, in the efficiency calculation, the core losses are not considered.

### 4.5 Dynamic Response Analysis

The dynamic proficiency of the proposed structure is studied using the state-space average method. The system equations are provided as state, input and control...
variable functions which are shown in the state-space form as follows.

\[ \begin{align*}
\dot{x}_i(t) &= A \ddot{x}_i(t) + Bu_i(t) \\
\dot{y}_i(t) &= C \ddot{x}_i(t) + Du_i(t)
\end{align*} \] (62)

The following presumptions are investigated in order to have a state equation.
- All components are considered ideal.
- The input current is continuous.

In the analysis, \( \ddot{x}_i(t) \) is the vector of state variables, \( u_i(t) \) is the vector of input variables, and \( \ddot{y}_i(t) \) is the vector of output variables which are defined as follow:

\[ \dot{x} = [\dot{i}_{L_1}, \dot{i}_{L_2}, \dot{i}_{L_3}, \dot{v}_{C_1}, \dot{v}_{C_2}, \dot{v}_{C_3}, \dot{v}_{C_0}] \] (63)

\[ u = [v_{in}, i_{D_1}, i_{D_2}, d] \] (64)

\[ \ddot{y} = [\ddot{v}_{in}, \ddot{v}_o] \] (65)

By utilizing Kirchhoff’s voltage and current laws for each mode of operations, the associated matrixes related to equation (62), is obtained:

\[
A = \begin{bmatrix}
0 & 0 & \frac{1}{C_1} & 0 & 0 & 0 & \frac{D}{L_1} & \frac{D}{L_2} & \frac{D}{L_3} \\
0 & 0 & \frac{1}{C_1} & \frac{1}{L_1} & \frac{1}{L_2} & \frac{1}{L_3} & 1 & D & 1-D \\
0 & 0 & 0 & \frac{1}{C_1} & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & \frac{1}{C_1} & 0 & 0 & 0 & 0 \\
1-2D & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
\frac{1-2D}{C_1} & \frac{1+2D}{C_1} & \frac{1+3D}{C_1} & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{bmatrix}
\] (66)

\[ B = \begin{bmatrix}
\frac{V_{g}-V_{c_1}}{L_1} \\
0 & 0 & \frac{V_{c_1}-V_{c_2}}{L_2} \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & \frac{I_{L_1}}{C_1} \\
0 & 0 & \frac{1-D}{C_1} \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix}
\] (67)

\[ C = \begin{bmatrix}
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1
\end{bmatrix}
\] (68)

The dynamic analysis of the proposed converter based on open-loop transfer function has been performed using the Bode diagram. The element values are determined as follows: \( L_1 = L_2 = 2 \mu F \), \( L_3 = 1.5 \text{mH} \), \( C_1 = C_2 = C_3 = 200 \mu F \), \( C_o = 1500 \mu F \), \( D = 0.6 \) and \( n=2 \). The Bode diagram of the open-loop transfer function in the Laplace domain is depicted in Fig. 7. Regarding Fig. 7(a), the control loop can be designed for the suggested converter as depicted in Fig. 7(b).

5 Comparison Study

In this portion, the proposed DC-DC converter is compared with some similar topologies. Comparison results are given in Table 1.

By considering the voltage gain item, it is clear that when the value of \( n \) is closer to 1, it leads to achieving the higher voltage gain. In addition, it causes to reduce the normalized voltage stress through the power components. Conventionally, \( n \) has to be large to achieve a high conversion ratio, however, by increasing the value of \( n \) excessively, converter volume and cost will be increased. By considering the voltage gain equation of the suggested converter, it is clear that the high voltage conversion ratio is achieved for low value of \( n \) which leads to decrease in the core volume. Also, the efficiency of the proposed structure is compared with the other works at the same power.

Fig. 8(a) illustrates the voltage gain versus duty ratio for the proposed topology and the other converters. In this comparison, the coupled inductor turn ratio in all of the converters is equal to 2. The presented converters in [16] and [17] have high voltage rate, but they require an additional high rating switch which increases the cost of the converter. The converter proposed in [18] has high output voltage and high voltage stress through the switch. Also, the efficiency of the converter presented in [18] is too low for high voltage gain applications. Although, the structure introduced in [26] has a higher voltage gain in large duty cycles, but the peak voltage...
through the switch increases exponentially.

Related to the presented converter voltage gain equation, it can be noticed that by choosing the suitable turn ratio for the coupled inductor, a high voltage gain can be provided. Fig. 8(b) illustrates comparison results of the voltage stress through the active switch between the proposed structure and the other topologies. As shown in this figure, the voltage across the switch of the suggested converter is reduced when n > 1 and it is nearly equal to 1. Also, it can be concluded that the peak voltage of switch in the proposed topology is reduced by decreasing the turn ratio (turn ratio should be larger than 1). Indeed, the voltage gain and the peak voltage through the switch in the suggested converter have been improved by comparing the other converters. Therefore, RDS-ON is decreased for the proposed converter and also, the efficiency is increased. By considering the comparison results, it has to be mentioned that the presented converter is a better choice for renewable energy systems.

### 6 Experimental Test Result

For investigating the theoretical analysis, the topology of the suggested converter has been constructed and tested in the laboratory. For the practical implementation of the converter, a microcontroller is required to control and generate the switching signals. In this work, microcontroller ATMEGA16 has been used. The experimental prototype is shown in Fig. 9 which contains power circuit and control unit. The characteristic of the prototype components is shown in Table 2.

The basic experimental results waveforms of the converter operation in CCM are illustrated in Figs. 10-12. The voltage stress and gate driving waveforms of

<table>
<thead>
<tr>
<th>Converter</th>
<th>Voltage gain</th>
<th>Voltage across on switch [V]</th>
<th>Voltage across on diodes [V]</th>
<th>Efficiency [%]</th>
<th>Number of components</th>
</tr>
</thead>
<tbody>
<tr>
<td>[16]</td>
<td>$1 + (2n + 1)D / (1 - D)$</td>
<td>$V_o$</td>
<td>$(2n + 1)V_o / (1 + (1 + 2n)D)$</td>
<td>95.1</td>
<td>2 2 2 1 1</td>
</tr>
<tr>
<td>[17]</td>
<td>$1 + (2n + 1)D / (1 - D)$</td>
<td>$(1 + nD)V_o / (1 + (1 + 2n)D)$</td>
<td>95</td>
<td>2 2 3 2 0</td>
<td></td>
</tr>
<tr>
<td>[18]</td>
<td>$n + 2 / (N + 2)$</td>
<td>$n + 1 / (n + 2)$</td>
<td>92.5</td>
<td>1 3 3 1 0</td>
<td></td>
</tr>
<tr>
<td>[23]</td>
<td>$2 + n - D / (1 - D)$</td>
<td>$2 + n - D / 2$</td>
<td>$1 + nD / (n - D)$</td>
<td>93.6</td>
<td>1 2 2 1 0</td>
</tr>
<tr>
<td>[25]</td>
<td>$3 + D / (3 + D)$</td>
<td>$3V_o / (3 + D)$</td>
<td>92.2</td>
<td>1 4 4 0 2</td>
<td></td>
</tr>
<tr>
<td>[26]</td>
<td>$1 + n(2 - D) / (1 - D)$</td>
<td>$1 + n(2 - D) / 1 + n(2 - D)$</td>
<td>$V_o / (1 + n(2 - D))$</td>
<td>95</td>
<td>2 3 4 1 0</td>
</tr>
</tbody>
</table>

Conventional boost

| Proposed          | $1 / (1 - D)$ | $V_o$ | 95.2 | 1 3 4 1 1 |

Table 1 Comparison results of the proposed DC-DC converter with some of the previous converters.

*S=switch, D=diodes, C=capacitors, CL=coupled inductor, I=inductor

Fig. 1 Comparison results of the presented converter and some similar structures: a) voltage gain in CCM operation, and b) voltage stress through the switch.
the power switch are given in Figs. 10(a) and 10(b), respectively. As depicted in Fig. 10(b), the peak voltage through the main switch is about 49V which is too less than the output voltage. This advantage of the proposed converter allows utilizing a switch with low \( R_{DS\, ON} \) to reduce the conduction loss. The input current waveform is shown in Fig. 11(a). It is obvious that the ripple of the input current is close to 0.6A and the percent of current ripple is about 6%. It is clear that the input current is continuous. The voltage waveforms of the high power diodes \( D_1, D_2 \) and \( D_o \) are illustrated in Figs. 11(b)-(d), respectively. The peak voltage through diode \( D_1 \) is about 49V which is shown in Fig. 11(b). The maximum voltage across diode \( D_2 \) is approximately 94V which is shown in Fig. 11(c). Also, the voltage stress of diode \( D_o \) is about 94V which is illustrated in Fig. 11(d). It is clear that the voltage stress of the diodes is less than that of the other converters which leads to reduce conduction loss. The output voltage waveform and the measured voltage through the capacitors are illustrated in Figs. 12(a)-(d), respectively. Fig 12(a) shows the voltage waveform of the capacitor \( C_1 \) which is about 66V. The voltage waveform of the capacitor \( C_2 \) is given in Fig. 12(b) which is approximately equal to 29V. As depicted in Fig. 12(c), the voltage through the capacitor \( C_3 \) is about 49V. The input voltage is 20V, as shown in Fig. 12(d), the output voltage is boosted to almost 145V. It has to be mentioned that the output voltage ripple is low and close to zero.

Theoretical analysis and experimental measurement results confirm that the suggested converter would be an appropriate choice for renewable energy systems such as PV due to its low input current ripple and high voltage gain. Because of the less number of power switch, lower peak voltage through semiconductors and the higher output voltage, the presented converter can be used for various power levels.

Converter measured efficiency based on output power is illustrated in Fig. 13. The used parameters in calculating the efficiency are \( n=2, \quad D=0.6, \quad f_s=25\text{kHz} \). The maximum efficiency of the suggested structure is about 96% in output power of 150W. The measured efficiency for the proposed topology is almost 95.5% at full load operation (input source is 20V and produced power is 170W). According to Fig. 13, it is clear that the tolerance at the measured power level is not high in the presented converter. When the output power changes between 150W and 250W, the efficiency tolerance is about 1.4%. By increasing the diode-capacitor unit, the produced voltage and current levels are increased,

![Fig. 9 Experimental prototype of the presented converter.](image)

![Fig. 10 Experimental measurement result of a) \( V_{Gate} \), and b) \( V_{DS} \).](image)

![Fig. 11 Experimental measurement result of input current and voltage of diodes: a) \( i_n \), b) \( V_{D1} \), c) \( V_{D2} \), and d) \( V_{Do} \).](image)

![Fig. 12 Experimental measurement results of capacitors voltage: a) \( V_{C1} \), b) \( V_{C2} \), c) \( V_{C3} \), and d) \( V_{Co}=V_o \).](image)
therefore, the produced power level will be increased. It leads to improve the efficiency of the suggested converter for a similar power range.

7 Conclusion
In this study, a novel non-isolated high step-up boost DC-DC converter using a coupled inductor was proposed. The voltage conversion ratio of the presented converter is increased by adjusting the turn ratio of the coupled inductor. The main merits of the suggested converter consist of decreasing the number of cores (with integrated coupled inductor), achieve to high voltage gain with lower turn ratio, decreasing the peak voltage through the power switch by adjusting the turn ratio, and get a high efficiency (about 95.5% at 170W). The mathematical and experimental results verify each other and also, indicate that the proposed structure is a suitable as an interface converter for renewable applications like PV panels.

References


S. Pourjafar was born in May 1993 in Ardabil, Iran. He received his B.Sc. degree in Electrical Engineering from Azerbaijan Shahid Madani University, Tabriz, Iran, in 2015. He also received his M.Sc. at Power Electronics and Drives from Sahand University of Technology, Faculty of Electrical and Computer Engineering, Tabriz, in 2017. He is currently Ph.D. Candidate in Electrical Engineering Department, University of Mohaghegh Ardabili. His research interests include DC-DC converters, inverters, application of power electronics in energy conversion systems (wind energy, solar energy, grid connected inverters), battery charging application in electric vehicles.

H. Shayeghi received the B.Sc. and M.S.E. Degrees in Electrical and Control Engineering in 1996 and 1998, respectively, and the Ph.D. degree in Electrical Engineering from Iran University of Science and Technology, Tehran, Iran, in 2006. Currently, he is a Full Professor in the Technical Engineering Department of the University of Mohaghegh Ardabili, Ardabil, Iran. His research interests are in the application of robust control, artificial intelligence and heuristic optimization methods to power system control design, operation, and planning, power system restructuring, and renewable energy applications. He has authored and co-authored five books in the electrical engineering area, all in Farsi, one book and two book chapters in international publishers, and more than 320 papers in international journals and conference proceedings. Prof. Shayeghi collaborates with several international journals as reviewer board member and works on the editorial committee of eight international journals. He has served on several other committees and panels in governmental, industrial, and technical conferences. He was selected distinguished researcher of the University of Mohaghegh Ardabili several times. In 2007, 2010, 2011, 2013,
and 2017 he was also elected as distinguished researcher in engineering field in Ardabil province of Iran. He has been included in the Thomson Reuters' list of the top one percent of most-cited technical engineering scientists in 2015, 2016, 2017, and 2018, respectively. Also, he is a member of the Iranian Association of Electrical and Electronic Engineers (IAEEE).

**H. Madadi Kojabadi** (M’15) received the Ph.D. degree in Electrical Engineering from the University of New Brunswick, Fredericton, N.B., Canada in 2003. Since 1993, he has been a Faculty Member at Sahand University of Technology, Tabriz, Iran. During 2003-2004 he was Post-Doctoral Fellow at the University of New Brunswick, Fredericton, N.B., Canada. He has published over 100 papers in technical journals and conference proceedings and three books. He is currently a Professor and managing director of the Renewable Energy Research Center at SUT. His main research interests include renewable energy conversion, power electronic converters and variable-speed drives.

**M. Maalandish** was born in September 1990 in Marand (Yamchi), Iran. He received the B.Sc. degree in Electrical Engineering from Azarbaijan Shahid Madani University, Tabriz, Iran, in 2013 and the M.Sc. degree in Power Electronics in 2016 from Faculty of Electrical and Computer Engineering, Power Engineering Department, University of Tabriz, Tabriz, Iran, where he is currently working toward the Ph.D. degree. He is the author of more than 20 journal and conference papers. His research interests include power conversion (DC–DC and DC–AC), designing and controlling of power electronic converters, multi-input multioutput (MIMO) converters, MPC method, leakage current elimination, and renewable energies.

**F. Sedaghati** was born in Ardabil, Iran, in 1984. He received the M.Sc. and Ph.D. Degrees both in Electrical Engineering in 2010 and 2014 from the University of Tabriz, Tabriz, Iran. In 2014, he joined the Faculty of Engineering, Mohaghegh Ardabili, where he has been an Assistant Professor since 2014. His current research interests include renewable energies and power electronic converters design and applications.