New Cascaded Multilevel Inverter With Reduced Power Electronic Components

F. Masoudinia*, E. Babaei**, M. Sabahi**, and H. Alipour*

Abstract: In this paper, a new structure for cascade multilevel inverter is presented which consists of a series connection of several sub-multilevel units. Each sub-multilevel unit comprises of eight unidirectional switches, two bidirectional switches, and six DC voltage sources. For the proposed cascade topology, two algorithms are presented to produce all possible levels at the output voltage waveform. The required analysis of the voltage rating on the switches is provided. In order to verify the performance of the proposed inverter, the experimental results for a 15-level inverter are provided. The experimented 15-level inverter is compared with the other presented inverters in literature in terms of the number of DC voltage sources, switches, drivers, and blocked voltage by switches. The results of comparisons indicate that the experimented 15-level inverter requires lower power electronic elements. Moreover, the blocked voltage on the switches of the proposed topology is less than other topologies.

Keywords: Multilevel Inverter, Blocked Voltage, Harmonic Distortion, Fundamental Frequency Switching.

1 Introduction

In recent years, the application of multilevel inverters in electrical industry such as renewable energy sources, machine drives, and power quality devices have been increased. Multilevel inverter is a power electronic system which can produce a stepped waveform at output voltage. As the number of output voltage levels is increased, the total harmonic distortion of output voltage is increased and the voltage stress on semiconductors is reduced [1-3]. Two-level inverter was the first topology which consists of two power switches and one DC voltage sources. This topology is suitable for low voltage applications. The voltage stress on the switches of two-level inverter is high and equal to the amplitude of input DC voltage source. Moreover, the switching losses and harmonic distortion of output voltage and current waveforms are high [4, 5]. To solve these problems, conventional multilevel inverters were introduced which have been named:

- Flying capacitor multilevel inverter,
- Diode-clamped multilevel inverter,
- Cascade multilevel inverter.

The mentioned structures use similar numbers of switches. However, the number of on-state switches in current path in the flying-capacitor and diode-clamped multilevel inverters is less than cascade topology which reduce the conduction and switching losses. Using high numbers of capacitors and diodes are the main disadvantages of flying capacitor and diode-clamped multilevel inverters. Also, balancing the voltage of capacitors in flying capacitor and diode-clamped multilevel inverters is another disadvantage. The cascade multilevel inverter uses a large number of DC voltage sources for producing higher levels which increase the circuit size and converter cost [6-8].

In order to improve, the power electronic parameters in conventional multilevel inverters, many structures have been presented by researchers. A basic ladder structure has been presented in [9] which include several DC voltage sources along with common-emitter bidirectional switches. In this structure, in order to
produce any levels, there are only four switches in current path. However, this topology requires many transistors and the voltage on switches is high. In [10], a new structure for multilevel inverter has been suggested which need low number of transistors and can be used in low voltage applications. In this topology, the number of on-state switches in current path increase with increasing the number of output voltage levels. Another multilevel inverter has been introduced in [11] which require lower transistors and the power loss is increased by increasing the number of output voltage levels. In order to reduce the number of drivers in the presented structures in [9-11], a ladder multilevel inverter has been presented in [12] which consists of several bidirectional switches and DC voltage sources. In this topology, by increasing the number of levels, the voltage on bidirectional switches increases which limits its applications in high voltage applications.

In order to improve the power electronic parameters in the above mentioned structures, other structures have been presented in [13-21] which are the combination of presented multilevel inverters in [9-11]. The presented structures in [9-11] are not suitable candidate for high voltage applications. In these structures, there are four high voltage switches which restrict their applications in high voltage applications. However, the presented structures in [15] and [16] are suitable for low voltage applications. All presented multilevel inverters in [9-16] require the same number of DC voltage sources.

In [17], another cascade multilevel converter topology based on series connection of several stages has been proposed in which each stage consists of two same basic units which are connected to each other using two unidirectional switches. This structure can produce any levels at output voltage waveform. In [18], another improved H-bridge multilevel converter topology has been proposed which is able to produce all levels. This topology uses a large numbers of IGBTs. In [19], a new symmetric multilevel converter structure with low voltage on switches and DC source has been presented. Other symmetric and asymmetric types for multilevel converters have been proposed in [20-21].

In this paper, a new cascade multilevel inverter based on the cascaded connection of 15-level inverters has been proposed. The performance of the proposed structure is analyzed using a look-up table and mathematical analysis of voltage on switches. The proposed 15-level inverter is compared with proposed 15-level inverters in [9-21] in terms of the number of transistors, drivers, DC sources, and on-state switches. Also, the performance of the proposed 15-level inverter is evaluated using experimental setup.

2 Proposed Sub-Multilevel Inverter

The structure of the proposed sub-multilevel inverter is indicated in Fig. 1. As shown in this figure, the proposed structure comprises six unidirectional switches ($S_1, S_3, S_6, S_9, S_{10}$), four bidirectional switches ($S_2, S_5, S_7, S_8$) and six DC voltage sources. The proposed topology can be used for any values of resistive and inductive loads. The unidirectional switches consists of an IGBT along with an anti-parallel diode which requires only one gate driver circuit. The type of used bidirectional switch is common-emitter which includes series connection of two unidirectional switches. The used bidirectional switch requires one driver and can withstand both positive and negative voltage levels. By selecting the values of DC voltage sources as $V_1=V_{dc}$, $V_2=2V_{dc}$, and $V_3=4V_{dc}$, the proposed structure can produce 15 levels at output voltage waveform. The generated levels are $0, \pm V_{dc}, \pm 2V_{dc}, \pm 3V_{dc}, \pm 4V_{dc}, \pm 5V_{dc}, \pm 6V_{dc}$, and $\pm 7V_{dc}$. The switching states of the proposed 15-level inverter are shown in Table 1. In this table, 0 and 1 mean that the switches are in OFF and ON states, respectively. As shown in this table, there are two states for generating the zero level. According to this table, it is clear that there are only three switches in current path at any levels which reduce the power losses such as switching and conduction losses. The value of blocked voltage by switches is an important parameter that affects the inverter cost. The standing voltage by the switch in OFF-state is named the blocked voltage by switch. The values of blocked voltage on the switches in the proposed 15-level inverter are calculated as follows:

$$V_{s4} = V_{s5} = V_{s9} = V_{s10} = 2V_1 + V_2 + V_3 \quad (1)$$
$$V_{s4} = V_{s5} = 2V_1 + V_2 \quad (2)$$
$$V_{s7} = V_1 \quad (3)$$
$$V_{s6} = V_{s8} = 2V_1 \quad (4)$$
$$V_{s2} = V_2 \quad (5)$$
$$V_{s1} = V_{s3} = 2V_2 \quad (6)$$

Then, the total blocked voltage by all switches is:

$$V_{s,T} = 6V_{dc} \quad (7)$$

3 Proposed Cascade Multilevel Inverter

There are four switches in the structure of the proposed sub-multilevel inverter which withstand maximum value of output voltage. This feature causes
New Cascaded Multilevel Inverter With Reduced Power … F. Masoudinia et al.

Table 1 The switching states of proposed 15-level inverter.

<table>
<thead>
<tr>
<th>ON and OFF switches</th>
<th>Output voltage ($V_o$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_1$</td>
<td>$S_2$</td>
</tr>
<tr>
<td>0 0 1 0 0 1 0 0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>1 0 0 0 1 0 0 1 0 0</td>
<td>$V_{dc}$</td>
</tr>
<tr>
<td>0 0 1 0 1 0 1 0 0 0</td>
<td>$-V_{dc}$</td>
</tr>
<tr>
<td>0 0 1 0 0 1 0 0 0 0</td>
<td>$-2V_{dc}$</td>
</tr>
<tr>
<td>1 0 0 0 0 1 0 0 1 0</td>
<td>$3V_{dc}$</td>
</tr>
<tr>
<td>0 0 1 0 1 0 0 1 0 0</td>
<td>$-3V_{dc}$</td>
</tr>
<tr>
<td>0 0 0 1 0 0 0 0 1 0</td>
<td>$4V_{dc}$</td>
</tr>
<tr>
<td>0 0 0 1 0 0 0 0 1 0</td>
<td>$-4V_{dc}$</td>
</tr>
<tr>
<td>0 0 1 0 0 0 0 1 0 0</td>
<td>$5V_{dc}$</td>
</tr>
<tr>
<td>1 0 0 0 0 0 0 1 0 0</td>
<td>$-5V_{dc}$</td>
</tr>
<tr>
<td>0 0 1 0 0 0 0 1 0 1</td>
<td>$6V_{dc}$</td>
</tr>
<tr>
<td>0 0 0 1 0 0 1 0 0 1</td>
<td>$-6V_{dc}$</td>
</tr>
<tr>
<td>0 0 0 1 0 0 0 1 0 0</td>
<td>$7V_{dc}$</td>
</tr>
<tr>
<td>0 0 0 1 0 0 0 0 1 0</td>
<td>$-7V_{dc}$</td>
</tr>
</tbody>
</table>

Fig. 2 Proposed cascade multilevel inverter.

Using the proposed first algorithm, the number of levels at output load will be:

$$N_{level} = 14n+1$$ (11)

where $n$ is the number of used sub-multilevel inverter in the suggested cascade inverter. In this algorithm, the cascade topology consists of several similar sub-multilevel units.

2.2 Proposed Second Algorithm

By the use of this algorithm, the magnitudes of DC voltage sources are computed using the following equations:

First Sub-multilevel:

$$V_{1a} = V_{dc}$$ (12)

Second Sub-multilevel:

$$V_{2a} = 8V_{dc}$$ (15)
$$V_{3a} = 16V_{dc}$$ (16)
$$V_{3a} = 32V_{dc}$$ (17)

Sub-multilevel:

$$V_{1a} = 8^{n-1}V_{dc}$$ (18)
$$V_{2a} = 8^nV_{dc}$$ (19)
$$V_{3a} = 8^nV_{dc}$$ (20)

By adjusting the amplitude of DC sources using the proposed algorithm, the number of levels will be:

$$N_{level} = 15^n$$ (21)

In this algorithm, the proposed cascade topology comprises of several different sub-multilevel units. The value of blocked voltage on the switches of proposed cascade inverter is calculated as follows:

$$V_{4i,j} = V_{5i,j} = V_{6i,j} = 2V_{1a} + V_{2a} + V_{3a}$$

(22)

$$V_{4i,j} = 2V_{1a} + V_{2a} + V_{3a}$$

(23)

$$V_{5i,j} = V_{1a}$$

(24)

$$V_{5i,j} = 2V_{1a}$$

(25)

$$V_{5i,j} = V_{2a}$$

(26)

$$V_{5i,j} = 2V_{2a}$$

(27)

Iranian Journal of Electrical and Electronic Engineering, Vol. 16, No. 1, March 2020

109
4 Experimental Results

In this section, the structure of proposed 15-level inverter is implemented to prove the validity of the given theories. The photo of implemented setup is shown in Fig. 2. The obtained results are evaluated for verifying the performance of suggested 15-level inverter. In order to control the used switches, the fundamental frequency switching strategy is used. The values of R-L load and DC voltage sources are summarized in Table 2.

The output voltage waveform of experimental 15-level inverter is shown in Fig. 3. As shown in this figure, this topology can produce 15 levels and the maximum value of output voltage is 70V. Fig. 3 indicates the output current waveform is similar to the sinusoidal waveform due to the using higher value of inductive load. The maximum magnitude of output current is 1.2A. The waveforms of blocked voltage by the switches S9, S10, S2, and S1 are shown in Fig. 4. According to this figure, the voltage on switches S9 and S10 is positive which proves these switches should be unidirectional. The maximum blocked voltage by the switches S9 and S10 is equal to 140V. According to Fig. 4, the voltages on the switches S2 and S1 consist of both positive and negative levels. It means that these switches should be designed as bidirectional. The maximum blocked voltage by the switches S2 and S1 are 100V and 100V, respectively. The sum maximum values of blocked voltage by all switches are 610V. The obtained results from experimental prove the mathematical analysis and performance of the proposed 15-level inverter.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>50mH</td>
</tr>
<tr>
<td>L</td>
<td>80Ω</td>
</tr>
<tr>
<td>V1</td>
<td>10V</td>
</tr>
<tr>
<td>V2</td>
<td>20V</td>
</tr>
<tr>
<td>V3</td>
<td>40V</td>
</tr>
</tbody>
</table>

Table 3 indicates the number of IGBTs, drivers, DC voltage sources, and on-state switches in current path for different topologies. This table proves that the proposed topology requires the least numbers of IGBTs compared to other topologies. Also, the number of used drivers in the proposed topology is equal to [16] and

![Fig. 4 The output voltage and current waveforms.](image)

![Fig. 3 The photo of implemented setup.](image)

![Fig. 5 The waveform of voltage on switches in the experimental 15-level inverter; a) S9, b) S10, c) S2, and d) S1.](image)
New Cascaded Multilevel Inverter With Reduced Power … F. Masoudinia et al.

Table 3 Comparison of proposed 15-level inverter with other structures.

<table>
<thead>
<tr>
<th>Structure</th>
<th>$N_{level}$</th>
<th>IGBTs</th>
<th>Drivers</th>
<th>DC voltage sources</th>
<th>On-state switches</th>
<th>Total Voltage on Switches</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symmetric CHB</td>
<td>15</td>
<td>28</td>
<td>28</td>
<td>7</td>
<td>14</td>
<td>28Vdc</td>
</tr>
<tr>
<td>Binary CHB</td>
<td>15</td>
<td>12</td>
<td>12</td>
<td>3</td>
<td>6</td>
<td>28Vdc</td>
</tr>
<tr>
<td>[7]</td>
<td>13</td>
<td>14</td>
<td>14</td>
<td>6</td>
<td>6</td>
<td>22Vdc</td>
</tr>
<tr>
<td>[8]</td>
<td>15</td>
<td>16</td>
<td>10</td>
<td>7</td>
<td>4</td>
<td>52Vdc</td>
</tr>
<tr>
<td>[9]</td>
<td>15</td>
<td>32</td>
<td>16</td>
<td>7</td>
<td>4</td>
<td>88Vdc</td>
</tr>
<tr>
<td>[10]</td>
<td>15</td>
<td>19</td>
<td>19</td>
<td>7</td>
<td>11</td>
<td>46Vdc</td>
</tr>
<tr>
<td>[12]</td>
<td>15</td>
<td>19</td>
<td>11</td>
<td>7</td>
<td>4</td>
<td>42Vdc</td>
</tr>
<tr>
<td>[13]</td>
<td>15</td>
<td>16</td>
<td>16</td>
<td>7</td>
<td>9</td>
<td>52Vdc</td>
</tr>
<tr>
<td>[14]</td>
<td>15</td>
<td>16</td>
<td>16</td>
<td>7</td>
<td>8</td>
<td>28Vdc</td>
</tr>
<tr>
<td>[15]</td>
<td>15</td>
<td>18</td>
<td>12</td>
<td>7</td>
<td>7</td>
<td>47Vdc</td>
</tr>
<tr>
<td>[16]</td>
<td>15</td>
<td>14</td>
<td>10</td>
<td>7</td>
<td>3</td>
<td>40Vdc</td>
</tr>
<tr>
<td>[17]</td>
<td>17</td>
<td>20</td>
<td>16</td>
<td>8</td>
<td>6</td>
<td>28Vdc</td>
</tr>
<tr>
<td>[18]</td>
<td>17</td>
<td>18</td>
<td>18</td>
<td>8</td>
<td>9</td>
<td>32Vdc</td>
</tr>
<tr>
<td>[19]</td>
<td>15</td>
<td>28</td>
<td>16</td>
<td>7</td>
<td>4</td>
<td>88Vdc</td>
</tr>
<tr>
<td>[20]</td>
<td>15</td>
<td>12</td>
<td>12</td>
<td>7</td>
<td>6</td>
<td>38Vdc</td>
</tr>
<tr>
<td>[21]</td>
<td>15</td>
<td>21</td>
<td>21</td>
<td>7</td>
<td>14</td>
<td>21Vdc</td>
</tr>
<tr>
<td>Proposed</td>
<td>15</td>
<td>14</td>
<td>10</td>
<td>6</td>
<td>3</td>
<td>28Vdc</td>
</tr>
</tbody>
</table>

less than the other topologies. Reduction of IGBTs and drivers in the proposed topology causes the circuit size and cost to be reduced. Based on this table, all proposed 15-level inverters in [8-21] requires seven and more DC voltage sources. However, the structure of the proposed 15-level inverter requires six DC voltage sources. Moreover, the comparison results indicate that the number of on-state switches in current path of the proposed 15-level inverter is equal to [15] and less than other topologies which reduce power losses. The comparison results indicate that the structure of the proposed 15-level inverter requires the least number of power electronic components compare to the proposed topologies in [7-21] and conventional cascade topology.

5 Conclusion

In this paper, a new structure for 15-level inverter was introduced firstly. Then, a cascade inverter based on the 15-level inverter was introduced. Two algorithms for selecting the amplitude of DC voltage sources were proposed. The proposed 15-level inverter was compared with traditional multilevel inverters. The comparison results show that the proposed topology requires the least number of transistors, drivers, and DC voltage sources which causes the converter cost and volume to be reduced. Also, the number of on-state switches in current path in the structure of proposed topology is less than other topologies which causes the efficiency of the presented 15-level inverter to be high. In order to verify the performance of the proposed 15-level inverter, the experimental results using a setup circuit are presented.

References


New Cascaded Multilevel Inverter With Reduced Power

F. Masoudinia et al.

Iranian Journal of Electrical and Electronic Engineering, Vol. 16, No. 1, March 2020

Academics according to Thomson Reuters’ list in 2015, 2016, 2017, and 2018. From Oct. 1st until Dec. 30th 2016, he has been a Visiting Professor at the University of L’Aquila, Italy.

M. Sabahi was born in Tabriz, Iran, in 1968. He received the B.Sc. degree in Electronic Engineering from the University of Tabriz, Tabriz, Iran, the M.Sc. degree in Electrical Engineering from Tehran University, Tehran, Iran, and the Ph.D. degree in Electrical Engineering from the University of Tabriz, in 1991, 1994, and 2009, respectively. In 2009, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz, where he has been an Associate Professor since 2015. His current research interests include power electronic converters and renewable energy systems.

H. Alipour received the B.Sc., M.Sc. and Ph.D. degrees in Power Electrical Engineering from Iran University of Science and Technology (IUST), Tehran, Iran, in 2008, University of Tehran, Tehran, Iran, in 2011, and University of Tabriz, Tabriz, Iran, in 2015, respectively. Currently, he is an Assistant Professor in the Engineering Faculty of Islamic Azad University, Shabestar Branch. His research interest focuses on electric and hybrid electric vehicles, electric machines drive, linear electric motors, renewable energies, and distributed generation.

© 2020 by the authors. Licensee IUST, Tehran, Iran. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license (https://creativecommons.org/licenses/by-nc/4.0/).