Hybrid Series & Shunt Active DC Line Conditioner

S. M. Dehghan*, A. Yazdian* and M. Mohamadian*

Abstract: In this paper a hybrid active DC line conditioner for fluctuations and ripples reduction in voltage and current of DC power systems is proposed. Malfunctions in operation of equipments and systems which are supplied by low quality distribution power systems are one of the main effects of DC voltage ripple. In the proposed configuration a hybrid system including series and shunt active line conditioners for ripple reduction of load voltage and source current is used. Simulation and experimental results are provided to show the performance of the proposed configuration in different states.

Keywords: Active Noise Cancellation, Active Power Line Conditioner, DC Voltage.

1 Introduction
DC power systems used in communication and traction systems, are increasingly used in offices, commercial facilities, factories and homes due to growing number of electronic equipments. Ripples and fluctuations of voltage or current in DC power system could cause errors in operation of electronic and electric equipment. Using passive power filters could partially reduce ripples, but with a slow dynamic response [1, 2]. Recently, active power filters have been proposed for ripple reduction in magnet power supplies and high voltage direct current (HVDC) station [2-7].

In this paper a configuration of series and shunt active line conditioners is used to reduce the voltage ripple of DC power networks using a hybrid power line conditioner (HPLC). Figure 1 shows the structure of this system, where series and parallel active power line conditioners are used simultaneity to reduce fluctuations of load voltage and source current. Similar configurations are used in AC systems previously.

Using digital control techniques such as model reference controller, repetitive controller and deadbeat controller, reliability and functionality of this configuration is enhanced.

The paper is organized as follows. Section 2 describes ripple reduction of load voltage using HPLC and its modeling and the control techniques. Ripple reduction of source current using HPLC is described in Section 3. Sections 4 and 5 present simulation and experimental results.

2 Load Voltage Compensation
The basic concept used in the used configuration is to insert a voltage source in series with the load which has 180 degrees phase shift regard to the voltage ripple. This can be done using a series active line conditioner that is shown in Fig. 2. This system includes a voltage source inverter, an LC filter and a transformer with the ratio of N. In this figure $V_{DC}$ is DC voltage of bus and $V_r$ indicates ripple voltage. The goal is to inject $V_{AF}$ into DC bus, such that the load voltage is almost constant DC voltage.

![Fig. 1 Structure of hybrid power line conditioner.](image1)

![Fig. 2 Series active line conditioner to reduce the ripple of load voltage.](image2)
To compensate undesired components of load voltage, first source voltage is sampled and then passed through a high pass filter to produce reference voltage which can be used as reference for series inverter. This is implemented with the help of a special coupling transformer described in the following section.

### 2.1 Series Compensation

The secondary of the coupling transformer is connected in series with DC bus. Whether the HPLC works or not, the current of load always passes through the transformer. Thus the main load current (DC current) causes the transformer core to be biased or even saturated [7]. To reduce the magnetic bias, a bypass inductor in parallel with the high frequency transformer is used as illustrated in Fig. 2. In this approach, the bypass inductor, which is implemented with a gapped core, serves as the DC bypass element. The high frequency transformer is implemented to inject compensating voltage. The winding resistance of inductor must be smaller than winding resistance of transformer so that DC current doesn’t pass through the transformer. A small resistance, r, is used in series with transformer to guarantee a high impedance pass for DC current.

### 2.2 Series Compensation Model

Neglecting the leakage inductance of transformer and with following assumptions for the series resistance, r, and $L_m$ and $L_s$ inductors

$$ r \ll (L_m 2\pi f_{\text{min}} || R_l) $$

$$ L_m \ll L_t $$

$$ L_s \ll N^2 L_m $$

and referring to Fig. 2, the transfer function of transformer secondary voltage can be given by

$$ V_{AF}(s) = \frac{1/N}{L_s C_s S^2 + \left(L_s / N^2 R_l \right) S + 1} V_u(s) $$

$$ + \frac{Z_m}{Z_m + R_l} V_u(s) $$

where

$$ Z_m(s) = \frac{L_m S / N^2}{L_s C_s S^2 + 1} + r $$

and $V_u$ is inverter output voltage and $f_{\text{min}}$ is defined as smallest frequency component of the voltage ripple.

In Fig. 3, the ac model of series active line conditioner is shown and it can be seen that the secondary voltage of transformer depends on voltage ripple ($V_i$) as well as inverter voltage.

### 2.3 Discrete Model of Series Active Line Conditioner

In order to design a digital controller, the discrete model of series active line conditioner must first be identified. In the first step, the discrete model of PWM inviter must be obtained.

Figure 4 shows the circuit diagram of a series active line conditioner in a DC network. Continuous state equations of series active line conditioner are

$$ x'(t) = Ax(t) + BV_i(t) $$

$$ y(t) = Cx(t) + DV_i(t) $$

where

$$ x_i(t) = \begin{bmatrix} v_i(t) \\ v_{iR}(t) \end{bmatrix} $$

$$ A = \begin{bmatrix} 0 & 1 \\ -\omega_i & -2\zeta \omega_i \end{bmatrix} $$

$$ B = \begin{bmatrix} 0 \\ \omega_i^2 \end{bmatrix} $$

$$ C = \begin{bmatrix} 1/N & 0 \end{bmatrix} $$

$$ D = [0 \ 0] $$

where $\zeta$, $\omega_i$ are damping ratio and natural frequency of inverter which are defined as follows:

$$ \omega_i = \frac{1}{\sqrt{L_s C_s}} $$

$$ \zeta = \frac{1}{2N^2 R_l C_s} $$

Fig. 3 The ac model of series active line conditioner.

Fig. 4 Series active line conditioner diagram.
V_u is a pulse voltage source with a magnitude of (V_B, 0, -V_B). If sinusoidal pulse width modulation (SPWM) is used for switching of inverter, the power switches are turned on and off two times during each sampling period T so that V_u has a magnitude of +V_B or -V_B, and width ΔT(k)/2. Therefore, the discrete state equation is

\[ X(k+1) = e^{AT}X(k) + \int_{T-T/4}^{T-T/4+AT} BV_u d\tau \]

If the switching frequency be n_p times sampling frequency, the state equation is:

\[ X(k+1) = e^{AT}X(k) + \int_{T-T(k)/4n_p}^{T-T(k)/4n_p+AT} BV_u d\tau \]

The higher order term ΔT^2 is neglected in the series expansion because ΔT is smaller in magnitude than T. Therefore discrete state equation is simplified as follows:

\[ X(k+1) = e^{AT}X(k) + \frac{1}{2n_p} \sum_{i=0}^{2n_p} e^{4n_p i AT} BV_u \Delta T(k) \]

or in matrix form:

\[ X(k+1) = \begin{bmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{bmatrix} X(k) + \begin{bmatrix} h_1 \\ h_2 \end{bmatrix} \Delta T(k) \]

where

\[ a_{11} = \begin{bmatrix} g_{11} & g_{12} \\ g_{21} & g_{22} \end{bmatrix} e^{AT} \]

\[ a_{12} = \frac{1}{2n_p} \sum_{i=0}^{2n_p} e^{4n_p i AT} BV_u \]

From Eq. (13), the discrete transfer function of series active line conditioner output in the z-domain is obtained

\[ V_{d}(z) = \frac{b_1 z + b_2}{z^2 + a_1 z + a_2} V_u(z) \]

where the input variable and the gains of the equation are:

\[ V_u(k) = \frac{\Delta T(k)}{T} \]

\[ b_1 = h_1 T / N \]

\[ b_2 = (h_2 g_{12} - h_1 g_{22}) T / N \]

Equation (16) is the discrete transfer function of series active line conditioner that is used to design the digital controller.

### 2.4 Voltage Control

Figure 5 shows the control system of series active line conditioner that includes two controllers, reference model controller and repetitive controller. In this way, the control law V_u(n) is

\[ V_u(n) = V_{MRC}(n) + V_{ARP}(n) \]

where V_{MRC} and V_{ARP} are MRC output and repetitive controller output respectively.

The objective of the MRC is to modify the structure of the plant so that its input-output properties are the same as reference model, which describes the desired input-output properties of the closed-loop system [8]. The parameters of the reference model can be chosen to improve the dynamic response or to increase stability margin of the closed-loop system. Therefore, a reference model is chosen as:

\[ W_m(s) = \frac{\omega_m^2}{s^2 + 2\zeta_m \omega_m S + \omega_m^2} \]

where \( \zeta_m \) and \( \omega_m \) are damping ratio and natural frequency of the reference model. Discrete transfer function of reference model can be obtained using a zero-order-hold method [9].
In Fig. 5, the control law of MRC is defined as [10]:

\[ V_{\text{MRC}}(n) = K'X(n) + c_oV_{\text{ref}}(n) \]  

where \( V_{\text{ref}} \) is the reference voltage which can be obtained by passing source voltage through a high-pass filter. \( c_o \) is a scalar feed forward parameter and \( K' = [k_1 k_2 k_3] \) is the control vector. The state variables vector, \( X \), is defined as:

\[ \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \]

where \( x_1 \) and \( x_2 \) are the auxiliary variables and are obtained as follow:

\[ x_1(n+1) = F'x_1(n) + q_1V_{\text{in}}(n) \]  

\[ x_2(n+1) = F'x_2(n) + q_2V_{\text{in}}(n) \]

where \( (F', q_1) \) is a controllable pair.

\[ (Z - F')^{-1}q_1 = \frac{\alpha(Z)}{\Lambda(Z)} \]  

and

\[ \alpha(z) = [Z^{m-2} Z^{m-1} \ldots Z, 1]^T \quad m \geq 2 \]

\[ \Lambda(s) = \Lambda_o(s)W(z) = Z^{m-1} + \lambda_{m-2}Z^{m-2} + \ldots + \lambda_2Z + \lambda_1 \]

Parameter \( m \) is the order of the system to be controlled. In the proposed series active line conditioner, \( m=2 \). Thus from Eq. (27)

\[ (z - F')^{-1}q_1 = \frac{1}{z + \lambda_o} \]  

\[ F' = e^{-\lambda_oT} \]  

\[ q_1 = (1 - e^{-\lambda_oT}) \frac{1}{\lambda_o} \]

The transfer function of closed-loop system including series active line conditioner and the MRC is

\[ G_{\text{MRC}}(z) = \frac{c_o(z - F')(b_1z + b_2)}{z^2 + a_1z + a_2} \]

\[ Gr = (z^2 + a_1z + a_2)(z - F' - k_1q_1) \]

\[ -(k_1(z - F') + k_2q_1)(b_1z + b_2) \]  

\[ e(n) = V_{\text{AFm}}(n) - V_{\text{AF}}(n) \]

where \( V_{\text{AFm}} \) is output of reference model and \( e \) is error. Thus

\[ K(n+1) = K(n) - \mu V_s(E[e(n)^2]) \]

where \( E[e(n)^2] \) is mean square error. \( V_s \) and \( \mu \) are the indicators respectively for gradient and step-size. Using LMS algorithm will simplify the above equation [8].

\[ K(n+1) = K(n) - 2\mu e(n) \frac{\partial e(n)}{\partial K} \]

Although the closed-loop system with MRC can have satisfactory dynamic response and stability margin, however the feedback system usually presents a high THD for nonlinear cyclic loads [9]. Consequently, a repetitive controller is added to the control system. The repetitive control law can be written as:

\[ V_{\text{ref}} = c_r e_r(n + M - 1) + Q_i V_{\text{AF}(n - 1)} \]

\[ e_r(n) = V_{\text{ref}}(n) - V_{\text{AF}}(n) \]

where \( c_r \) is the repetitive controller gain, \( M \) is the time advance step size, \( I \) is the number of samples in a reference signal period, and \( Q_i \) is a constant. \( Q_i \) can be equal or smaller than unit, which is used to improve the robustness of the closed-loop system.

### 3 Source Current Ripple Reduction

If the load is a source of harmonic current, this current through bus resistance can produce a voltage ripple. Therefore the ripple of source current must be reduced.

---

50  

In this paper, injecting inverse ripple current into bus using a parallel active line conditioner is proposed as shown in Fig. 6 where, $V_{\text{line}}$, $V_{\text{DC}}$ and $V_r$ are line voltage, DC part of voltage and voltage ripple respectively. As shown in Fig. 6, the load current is sampled and then passed through a high-pass filter to obtain the reference current.

### 3.1 Shunt Active Line Conditioner

In this system, inverter current, $i_{af}$, is calculated using

$$i_{af}(s) = \frac{V_{\text{line}}(s) - V_{av}(s)}{L_aS + 1/C_aS}$$  \hspace{1cm} (40)

where $V_{\text{line}}$ is line voltage, $V_{av}$ is inverter output voltage and $L_a$ is smoothing inductor. A series capacitor, $C_a$, is used to prevent DC current from passing through inverter. The $C_a$ capacitance must be chosen such that its impedance to ripple frequency be negligible compared to the smoothing inductor impedance.

$$L_aS >> \frac{1}{C_aS}$$  \hspace{1cm} (41)

$$C_a >> \frac{1}{L_a(2\pi f_{\text{min}})^2}$$  \hspace{1cm} (42)

$f_{\text{min}}$ is defined as the smallest ripple frequency of current or voltage. With above assumptions, equation (40) can be simplified as follow:

$$i_{af}(s) = \frac{V_r(s) - V_{av}(s)}{L_aS}$$  \hspace{1cm} (43)

where $V_r$ is voltage ripple that is obtained from the output a high-pass filter with line voltage as input.

$$V_r(s) = V_{\text{line}}(s) - V_{\text{DC}}(s)$$  \hspace{1cm} (44)

The discrete form of equation (43) is presented as: [12]

$$i_{af}(n + 1) = \frac{T}{L_a}(V_{av}(n) - V_r(n) + i_{af}(n))$$  \hspace{1cm} (45)

where T is the sampling period. Figure 7 shows the $z$-domain model of parallel active line conditioner. Regarding delay time for computations, a unit lag transfer function $z^{-1}$ is added as part of the system model [13].

### 3.2 Current Control

Figure 8 shows the block diagram of parallel active line conditioner with its control system. Control function $H_i$ and $H_v$ should be calculated such that inverter current follows reference current.

The Closed-loop transfer function of inverter current is

$$i_{af} = \frac{(T/L_a)H_i(z)}{Z^2 - Z + (T/L_a)H_i(z)}i_{af}(z) - \frac{(T/L_a)(H_i(z) - Z)}{Z^2 - Z + (T/L_a)H_i(z)}V_r(z)$$  \hspace{1cm} (46)

To achieve an ideal reference current tracking, the reference-output transfer function must be unity, while ripple-output transfer function should be zero. Thus

$$H_{i_{\text{ref}}}(z) = (L_a/T)(Z^2 - Z)$$  \hspace{1cm} (47)

$$H_{i_{\text{ref}}}(z) = Z$$  \hspace{1cm} (48)

![Fig. 6 Structure of parallel active line conditioner.](image)

![Fig. 7 Discrete model of parallel active line conditioner.](image)

![Fig. 8 Current control system of HPLC.](image)
However, the realization of above control functions is not feasible due to the order of numerators which are higher than the order of the respective denominators. Therefore they must be modified and approximated.

To make $H_v$ causal, the value of $V_r$ in the next sampling point is predicated from its past and present values using extrapolation technique. A linear extrapolation used for this purpose yields [14]:

$$V_r(n+1) = 2V_r(n) - V_r(n-1) \quad (49)$$

Thus transfer function $H_v$ given by

$$H_v(z) = \frac{2Z-1}{Z} \quad (50)$$

To generate a proper transfer function for $H_i$ with a deadbeat response, reference-output transfer function is defined as follow:

$$\frac{i_{ref}(z)}{i_{ref}(z)} = Z^{-2} \quad (51)$$

Thus transfer function $H_i$ will be

$$H_i(z) = \frac{(L_i/T)Z}{Z+1} \quad (52)$$

Regarding the term $Z^{-2}$ in equation (51), the inverter current follows reference current with delay time of 2T:

$$i_{ref}(n) = i_{ref}(n-2) \quad (53)$$

To solve this problem, reference current can be predicated using a linear extrapolation method:

$$i_{ref}(n+2) = 2i_{ref}(n+1) - i_{ref}(n) = 3i_{ref}(n) - 2i_{ref}(n-1) \quad (54)$$

Therefore reference current should be multiplied by the following transfer function:

$$H_i(z) = \frac{3Z-2}{Z} \quad (55)$$

Figure 9 shows the block diagram of current control system.

### Table 1 Simulation parameters of HPLC.

<table>
<thead>
<tr>
<th>Element</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_s$</td>
<td>1 mH</td>
</tr>
<tr>
<td>$C_s$</td>
<td>25 uF</td>
</tr>
<tr>
<td>$R_L$</td>
<td>102 ohm</td>
</tr>
<tr>
<td>$V_S$</td>
<td>63 V</td>
</tr>
<tr>
<td>$F_s$</td>
<td>10050 Hz</td>
</tr>
<tr>
<td>$K_1$</td>
<td>-13.75</td>
</tr>
<tr>
<td>$K_2$</td>
<td>14.32</td>
</tr>
<tr>
<td>$K_3$</td>
<td>0</td>
</tr>
<tr>
<td>$Q_d$</td>
<td>0.0085</td>
</tr>
<tr>
<td>$F_d$</td>
<td>0.7189</td>
</tr>
<tr>
<td>$C_o$</td>
<td>1</td>
</tr>
<tr>
<td>$C_r$</td>
<td>0.1</td>
</tr>
<tr>
<td>$L_p$</td>
<td>1 mH</td>
</tr>
<tr>
<td>$C_p$</td>
<td>2000 uF</td>
</tr>
<tr>
<td>$C_{dc}$</td>
<td>1000 uF</td>
</tr>
<tr>
<td>$L_a$</td>
<td>51 mH</td>
</tr>
<tr>
<td>$C_a$</td>
<td>5000 uF</td>
</tr>
<tr>
<td>$t$</td>
<td>0-0.5 S</td>
</tr>
</tbody>
</table>

### 4 Simulations

The proposed configuration in this paper is simulated. Series and parallel active line conditioners are used to reduce ripple of load voltage and source current respectively. Since 48V DC bus is typically used as a telecommunication industry standard, a three-phase voltage source and rectifier is chosen to produce 48V DC. To emphasize the problem of ripple, a half-wave rectifier is used. The DC bus load is a resistive load plus an inverter with RLC load in its ac side which produces harmonic current in DC bus. Table 1 shows simulation parameters.

For measuring voltage fluctuations and comparing simulation results, the ripple factor (RF) is defined as follow [15]:

$$RF = \frac{V_{AC}}{V_{DC}} = \sqrt{\sum_{i=1}^{n} V_i^2} * 100\% \quad (56)$$
where, $V_{AC}$ is the ripple voltage peak value. The model has been simulated for 25 cycles of input ac side voltage supply. In $t=0.2S$, series active line conditioners and in $t=0.35S$, parallel active line conditioners is activated. Figure 10 shows load voltage and Fig. 11 and Fig. 12 show the spectra of load voltage, respectively before and after series active line conditioners is activated. It is seen that ripple factor is reduced from 19 percent to 0.75 percent.

Figure 13 shows the source current waveform. It is seen that with series active line conditioners in circuit, only partial compensation of current ripple has happened. The major part of current ripple is due to nonlinear parallel load, which is cancelled out after activation of parallel active line conditioners. In Fig. 14 and Fig. 15 the spectra of source current, before and after HPLC activation is shown respectively. It is seen that ripple factor is reduced from 31% to 3.1%.
Figure 16 shows ripple factor of load voltage versus load current. As seen in this figure, the HPLC has better performance in heavy load.

Also, dynamic response of proposed system is examined with a step change in load. In this simulation value of load is changed from 5 ohm to 4.2Ω in t=0.2Sec (equivalent to a change in average DC current from 9.6 to 11.7 A). In Fig. 17, it is shown that the HPLC response time is 0.02S (Approximately three cycles of current ripple).

5 Experimental Results
A laboratory prototype of HPLC has been designed and implemented for a 48V DC bus and 5A load. A digital central controller processor (DCCP) including a PC and a data acquisition card is used to control active line conditioner. Figure 18 shows the block diagram of implemented prototype. Table 2 shows features of implemented prototype.

![Fig. 18 Block diagram of experimental HPLC setup.](image)

Table 2 Features of implemented prototype.

<table>
<thead>
<tr>
<th>Element</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rate of Power</td>
<td>250 W</td>
</tr>
<tr>
<td>Ls</td>
<td>1 mH</td>
</tr>
<tr>
<td>Cs</td>
<td>22 uF</td>
</tr>
<tr>
<td>Lm</td>
<td>1 mH</td>
</tr>
<tr>
<td>Transformer</td>
<td>25/5 Volt</td>
</tr>
<tr>
<td>RL</td>
<td>10 ohm</td>
</tr>
<tr>
<td>VS</td>
<td>16 V</td>
</tr>
<tr>
<td>Sampling Frequency</td>
<td>12800 Hz</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>12800 Hz</td>
</tr>
<tr>
<td>PC</td>
<td>Intel P3</td>
</tr>
<tr>
<td>Data Acquisition Card</td>
<td>Advantech PCI1716</td>
</tr>
</tbody>
</table>

Figure 19 shows source voltage and load voltage waveform. As it can be seen, the active line conditioner has reduced ripple voltage to a desirable level. The spectra of source and load voltage waveforms are shown in Fig. 20 and Fig. 21. It is seen that ripple factor is reduced from 5.5% to less than one percent. Figure 21 shows that in spite of the reduction of low frequency components magnitude, because of switching frequency, the high frequency components magnitude increases.

![Fig. 19 Load voltage and source voltage profiles.](image)
6 Conclusions

In this paper, a hybrid system including series and parallel active line conditioners is used to reduce voltage ripple in DC power systems. Advanced digital control techniques are used to control PWM voltage source inverters. The simulation results show the performance of the proposed configuration in terms of ripple reduction. It reduces the ripple factor (RF) of load voltage and source current to less than one and five percent respectively. A laboratory prototype of proposed system has been implemented. The experimental results show that HPLC has reduced RF of load voltage to less than one percent as expected through simulation results.

Acknowledgments

This research was partially supported by the Iran Telecommunication Research Center (ITRC).

References


Seyed Mohammad Dehghan was born in Tehran, Iran, in 1981. He received the B.S. degree in electrical engineering from Azad Islamic University, Yazd, Iran, in 2003 and the M.S. degree in electrical engineering from Tarbiat Modares University, Tehran, Iran, in 2005. He is currently pursuing the Ph.D. degree at Tarbiat Modares University, Tehran, Iran. His current research is on inverters, motor drives, inverter based DG and FACTS.

Ali Yazdian Varjani received the B.S. degree from the Sharif University of Technology in 1989 and M. Eng and PhD in Electrical Engineering from the University of Wollongong, Australia, in 1995 and 1999 respectively. He was employed from 1988 to 1990 as an Elec. and Comp. Engineer by Electric Power Research Centre, Tehran, Iran. From 1990 to 1992 he was employed as an Electrical Engineer and then as Senior Engineer by Ministry of Energy where he gained considerable industrial experience primarily in computer and power systems engineering. From 1999 -2000 Ali was the Technical Manager of Iran University Network project in Iranian Research Organization for Science and Technology (IROST). From 2001 -2004 he was involved in strategic planning for information and Communication Technology (ICT) development in Iran Telecom Research Centre (ITRC) as senior consultant. Since 1999, he has been with Tarbiat Modares University, Tehran, Iran, as an Assistant Professor at the Department of Electrical and Computer Engineering. His other major research activity is in the area of digital signal processing applicable in harmonics (power quality) and power electronics based drive systems. Current academic interests include a variety of research issues associated with the “information and communication technology” including internet enabled services, ad hoc networking, network security and control.

Mustafa Mohamadian received the B.S. degree in electrical engineering from AmirKabir University of Technology, Tehran, Iran, in 1989 and the M.S. degree in electrical engineering from Tehran University, Tehran, Iran, in 1992 and his Ph.D. degree (1997) in electrical engineering, specializing in power electronics and motor drives, from University of Calgary, Calgary, Canada. Since 2005, he has been with Tarbiat Modares University, Tehran, Iran, as an Assistant Professor at the Department of Electrical and Computer Engineering. Dr. Mohamadian's main research interests include modeling, analysis, design, and control of power electronic converters/systems and motor drives. His area of interest also includes embedded software development for automation, motion control and condition monitoring of industrial systems with microcontrollers and DSPs.