A Buck-Boost Converter; Design, Analysis and Implementation Suggested for Renewable Energy Systems

H. Shayeghi*(C.A.), S. Pourjafar*, and F. Sedaghati*

Abstract: This work introduces a new non-isolated buck-boost DC-DC converter. Interleaved configuration of the suggested structure increases the voltage conversion ratio. The voltage rate of the suggested converter can be stepped-up and stepped down for lower values of duty-cycle, which causes to decrease in the conduction losses of the system. The voltage conversion ratio of the recommended structure is provided with low maximum voltage throughout the semiconductor elements. Additionally, utilizing only one power switch facilitates converter control. Using a single power MOSFET with small conducting resistance, \( R_{DS,ON} \), increases the overall efficiency of the recommended topology. To verify the performance of the presented converter, technical description, mathematical survey, and comparison investigation with similar structures are provided in the literature. Finally, a laboratory scheme with a 100W load power rate at 50 kHz switching frequency is carried out to demonstrate the effectiveness of the proposed converter.

Keywords: Buck-Boost Converter, Low Peak Voltage, High Efficiency, Single Switch.

1 Introduction
1.1 Background

In recent years, the lack of fossil fuels and environmental issues have received the main consideration in order to access green energy and usage of renewable power resources like photovoltaic (PV) generation, fuel cell, and wind power [1-3]. In most systems for instant battery charging and discharging, power factor correction, fuel cell voltage adjustment, DC bus voltage regulation in wind turbines with synchronous generator, uninterruptible power supplies (UPS) voltage regulation, a DC-DC converter is required to provide a regulated output voltage from an unadjusted voltage resource [4, 5]. Since all semiconductors are powered by DC sources, these converters are found in almost all of today’s electronic devices. When the adjusted voltage is within the rate of the unchanged source voltage, a buck-boost structure is needed [6]. The buck-boost converter is a type of switching converter that incorporates the buck and boost circuit principles into a single circuit that provides a regulated output voltage from a DC voltage [7-9]. There are various power supplies, such as batteries, which their output voltage depends on the power supply, and in this case, the circuit is needed to reduce the source voltage if its voltage is high and increase the source voltage if its voltage is poor as mentioned in [10, 11].

1.2 Literature Review

Buck-boost converters with only one switch for instant conventional buck-boost, Flyback, SEPIC and CUK have high peak voltage throughout the semiconductors and low efficiency [12, 13]. The mentioned converter in [12] has a single switch that leads to making the simple control unit. Also, the produced load voltage of this converter is higher than the conventional boost, buck-boost, CUK, and SEPIC converter. However, the main drawbacks related to this converter are high input current ripple and high losses because of using a large number of semiconductor elements with hard switching condition. The converter in [13] integrated buck-boost converter for achieving a
high voltage conversion ratio. This structure can increase the output voltage rate in four steps. However, in this converter, the power losses are very high due to using magnetic components with high leakage inductance. Also, the dynamic behavior of this converter is complex because of using magnetic coupling. A high gain buck-boost converter with high voltage gain and low voltage stress is introduced in [14]. Although the maximum voltage throughout the semiconductors of this structure is low, the efficiency is low and the cost of the converter is high because of using a large number of passive and active components. Besides, it is difficult to model the average model of the mentioned converter for controlling the converter. In [15, 16] the buck-boost converters with interleaved configuration are presented. The voltage rate of the mentioned topology is high. The converter [16] can be controlled without using an auxiliary circuit in other word tit s control systems is simple. But it has high ripple content through the semiconductors. In addition, the peak voltage through the switch of converters [15, 16] is high. In [17] a new control of interleaved buck-boost converter in electric vehicle battery application has been described. Although this control method can smooth the current peak of the battery, the control unit is complex and the cost is very high. A bidirectional buck-boost converter with soft switching capability has been mentioned in [18]. The proposed converter can transfer energy from source to load and also from load to source. Although the presented converter has a high voltage conversion ratio, the control strategy because of using coupled inductor and four active switches. Besides, it has a large number of components that lead to decreasing efficiency and the system cost will be high. The non-inverting buck-boost structure has been mentioned in [19] which has been recommended for fuel cell systems. The main features of the converter are as 1) the common ground problem is solved, 2) low number of components are utilized and 3) the output rippled content is decreased because of using interleaved technique. However, the efficiency of the suggested topology is low, the voltage stress of the switch is high and also the control of the mentioned converter is difficult because of using three switches. The mentioned converter in [20] is a quadratic buck-boost converter with low ripple content through output current. Although such structures are capable of working in high voltage applications because of using quadratic voltage gain, their control systems are complicated and the system cost is high. The converters in [21-23] are single switch buck-boost converter that they have more advantages such as better efficiency, simple structure with simple control and higher power density. However, the fundamental issue related to these topologies is the high peak voltage of switches and also, the input voltage variations cannot be made over a wide range. There is another buck-boost converter based on switching capacitor technique, which has been proposed in [24]. This buck-boost converter can get relevant voltage gain with low current ripple content which leads to decreasing the EMI noise. However, this converter is operating in hard switching condition that leads to increase the losses of the power converter and also it has large peak voltage throughout the switch.

1.3 Contribution

In order to overcome the related drawback of mentioned converters, the new structure of buck-boost converter should be defined with specification such as a high voltage conversion ratio in both step-up and step-down mode, lower peak voltage through the semiconductors and also soft-switching condition in order to be an appropriate candidate in low power renewable energy systems.

This paper suggests a new buck-boost converter with high voltage conversion ratio in both step-up and step-down modes. The main features of the recommended structure are indexed as follows:

- High voltage rate among the conventional buck-boost, SEPIC, and CUK converters;
- Lower peak voltage throughout the semiconductors;
- High efficiency because of the existence of a soft-switching condition;
- Simple control of the recommended structure because of using a single switch.

The voltage gain of the recommended structure is high. Moreover, in the suggested topology, the peak voltage through the is low and the overall efficiency is high. Additionally, there is only a single switch in the suggested converter, which facilitates the converter control design. The operation description of the suggested converter and its mathematical analysis are prepared in this study. Also, to prove the proficiency of the recommended topology, technical description and comparison survey with similar topologies are given in the literature. Conclusively, to demonstrate the features of the recommended topology, a laboratory scheme with a 100 W load power rate and 50 kHz operating frequency is fabricated.

2 Operation of the Suggested DC-DC Converter

The circuit scheme of the suggested converter is depicted in Fig. 1. The recommended converter includes a DC supply in the input side, a single active switch, three diodes, three inductors, and five capacitors. The combination of the inductors, capacitors, and diodes operates as a voltage multiplier unit, which increases the voltage conversion ratio and subsequently decreases the voltage stress of the semiconductors. To have a simple analysis of the presented converter, some presumptions are remarked in the following:

- The DC resource has constant value;
- The capacitors are considered to be large enough as the capacitors voltage ripple is low in the

switching period;
• Equivalent series resistance (ESR) of elements are ignored. So, they are considered ideal;
• The transient time interval is ignored.

Two operation modes are supposed for each period of switching (Ts). In the first operation time, the switch is in ON-state (dT1) and in the second time interval, the main switch is going to OFF-state ((1-d)Ts).

2.1 Operation in Continuous Conduction Mode (CCM)

The main waveforms of the circuit operation in CCM are indicated in Fig. 2(a). As depicted in this figure, two states are remarked for the circuit operation, which are described in the following:

Mode 1: In this mode, the main switch is turned on by signaling the gate-source voltage. Diodes D1, D2, and D3 are blocked via voltages vC1-vL1, vC2+vL4-vL1m, vC3-vL2-vL3m, respectively. The inductors L1, L2, and L3 start to be charged by transferring energy from input DC supply and capacitors C1 and C2. Therefore, the inductor current increases linearly, which is indicated in Fig. 2(a). The capacitors C1 and C2 are charged via currents iL-1+iL-2 and iL-3-iL-1, respectively. The capacitors C3, C4, and Co discharge in this time interval. The capacitor CB is charged in this mode via input source and also transfer input energy to the inductor L8 and leads to charge it. The related equivalent prototype with this mode has been illustrated in Fig. 2(b). The following equations are given for this mode of operation:

\[ v_{L1} = V_m \]
\[ v_{L2} = V_m + V_{C3} - V_{C2} \]
\[ v_{L3} = V_m + V_{C4} - V_{C1} \]
\[ v_{LB} = V_m + V_{C3} - V_{C1} \]

Mode 2: In this mode, diodes start to conduct and the main switch is blocked. The inductors current is decreased linearly and it started to discharge. The capacitors C3, C4, and Co are charged with transferring energy via inductors L2, L3, and current iDo+iDo, respectively. Also, the capacitors C1 and C2 discharge in this time interval. In addition, the diode D2 starts to conduct softly, which demonstrates the zero voltage switching (ZVS) condition of the recommended structure. The current direction of this mode is indicated in Fig. 2(c). In this operation time, the current stress throughout the diode Do is suppressed by inductor L8 and decreases the conduction losses of diode Do. The absorbed energy in capacitor CB is transferred to the load and increases the voltage gain in boost mode. Due to this figure, the following equations are derived:

\[ v_{L1} = -V_{C3} - V_{C1} = V_{C4} - V_{C2} \]
\[ v_{L2} = -V_{C2} = V_{C3} - V_{C4} = V_{C2} - V_{C1} + V_o - V_{C3} \]

By utilizing the volt-second balance principle for the inductors, the capacitor voltages are calculated as follows:

\[ V_{L1} = V_s + V_{C2} - V_{C3} - V_{C1} \]  
\[ V_{LB} = V_s + V_{C2} - V_{C4} - V_{C1} \]  

Figure 1 The power circuit of the recommended structure.

Figure 2 The operation principle of the recommended structure; 
a) basic waveforms of the presented structure in CCM,
b) related circuit with mode 1, and c) related circuit with mode 2.

\[ V_{C_1} = V_{C_4} = V_{cb} = \frac{2d}{1-d} V_n \]  
\[ V_{C_2} = V_{C_3} = \frac{d}{1-d} V_n \]  

Also, the voltage gain in CCM \((M_{CCM})\) can be defined as follows:

\[ M_{CCM} = \frac{V_o}{V_n} = \frac{I_o}{I_o} = \frac{3d}{1-d} \]  

The suggested converter can be operated in both buck and boost states by expressing the duty cycle value for the voltage conversion ratio in CCM, as follows:

\[ M = \begin{cases} 
\frac{3d}{1-d} \geq 1 \rightarrow d \geq \frac{1}{4} & \text{Boost state} \\
\frac{3d}{1-d} \leq 1 \rightarrow d \leq \frac{1}{4} & \text{Buck state} 
\end{cases} \]  

The semiconductor elements are one of the major parts of the DC-DC converters. Typically, the semiconductor element, such as switch and diode, is conducting and blocking in hard switching conditions. The hard switching condition has some drawbacks such as high switching losses, high peak voltage through the semiconductors, limitation on the operating frequency, and high electromagnetic interference (EMI). To overcome these problems, the soft-switching condition can be utilized in power converters. By using soft switching conditions such as ZVS and ZCS, the switching losses and EMI can be decreased intensity, and subsequently, the overall efficiency of the converters can be increased. In the suggested converter, a zero voltage switching in Off state is occurring for a diode. In this case, before the main diode started to change the situation from off-state to on-state, the diode started to conduct. With this feature, the switching losses and reverse recovery losses of diode \(D_2\) can be completely eliminated, and also the overall efficiency of the recommended converter can be increased.

### 2.2 Operation in Discontinuous Conduction Mode (DCM)

When the stored energy in the inductors is depleted completely and their currents reach zero, the converter will be operated in DCM. Thus, the DCM operation is defined for the proposed structure by considering three modes. The main waveforms of this mode are indicated in Fig. 3(a). As depicted in this figure, the first and the second switching state of DCM are similar to the CCM. However, in the third switching state, the switch and diodes are off and inductors current reach zero. The related equivalent prototype of the third mode has been demonstrated in Fig. 3(b). By using the volt-second balance law for the inductors, the capacitor voltage in DCM operation can be expressed as follows:

\[ V_{C_1} = V_{C_4} = V_{cb} = \frac{dV_o}{d'} + \frac{dV_o}{d'} \]  
\[ V_{C_2} = V_{C_3} = \frac{d}{d'} V_n \]  

So, the voltage conversion ratio in DCM \((M_{DCM})\) can be expressed as follows:

\[ V_o = \frac{d}{V_n} \frac{d'}{d'} \]  
\[ d' = \frac{dV_m}{V_n} \]  

According to the previous section, it is obvious that the average current of diodes is equal to the average current of the inductors that is equal to the output average current. Therefore, the following relations can be written:

\[ I_{D1} + I_{D2} + I_{Do} = I_{L1} + I_{L2} + I_{L3} = 3I_o \]  

According to Figs. 3(a) and 2(b) and by considering that \(I_o = V_o/R\), we have:

\[ \frac{V_o}{R} = \frac{1}{2} d' I' \]  

where \(I'\) is equal to the summation of the maximum current of all inductors and is defined as follows:

\[ I' = I_{L1} + I_{L2} + I_{L3} = \frac{V_o}{L_{tot}} \frac{dT_S}{L_{tot}} \]  

By substituting (18) and (19) into (20), we have:

\[ \frac{V_o}{R} = \frac{1}{2} d' \left( \frac{V_o dT_S}{L_{tot}} \right) \]  

Also, by substituting (21) into (16), \(M_{DCM}\) is expressed as follows:

\[ M_{DCM} = \frac{d}{\sqrt{3k_{L(tot)}}} \]  
\[ k_{L(tot)} = \frac{2L_{tot}}{RT_S} \]

The normalized voltage stress throughout the semiconductor elements is small compared to the output voltage, which

\[ V_d = V_m - V_{C1} \rightarrow \]

\[ V_s = V_m - V_{C3} = V_m - \frac{d}{1-d} V_m = \frac{1}{1-d} V_m = \frac{V_o}{3d} \quad (25) \]

\[ V_{D2} = 2d \frac{1+d}{1-d} V_m = 1 + d \frac{1+d}{1-d} V_m = \frac{1+d}{3d} V_o \quad (26) \]

From (9), the duty-cycle of the proposed converter is found as follows:

\[ d = \frac{M_{CCM}}{M_{CCM} + 3} \quad (28) \]

Regarding to (31), the normalized voltage stress throughout the switch (M1) and diodes D1 (M_D1), D2 (M_D2), and D3 (M_D3) are determined in the following:

\[ M_{s} = \frac{M_{CCM} + 3}{3M_{CCM}} \quad (29) \]

\[ M_{D1} = \frac{M_{CCM} + 3}{3M_{CCM}} \quad (30) \]

\[ M_{D2} = \frac{4M_{CCM} + 3}{3M_{CCM}} \quad (31) \]

From (29)–(31), it can be mentioned that the normalized voltage stress throughout the semiconductor elements is small compared to the output voltage, which
leads to decreasing power losses of the semiconductors.

4 Converter Efficiency Survey

The efficiency of the suggested topology can be expressed via the parasitic components of the suggested structure as follows:

$$P_{\text{out}}$$: power switch resistance in ON-state; 
$$r_5$$: ESR values of capacitors; 
$$r_6$$: diodes $$D_1, D_2, D_3$$, and $$D_4$$ On-state resistance; 
$$V_{\text{fsc}}$$: forward voltage of diodes; 
$$r_7$$: ESR value of the magnetic elements.

The following equation is utilized to estimate the efficiency of the suggested converter:

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}} \times 100\% \quad (32)$$

$$\Delta P = A_1 + A_2 + A_3 + A_4 + A_5 + A_6$$ \quad (33)

$$A_1$$ is the power losses of the switch, which includes switching losses ($$P_{\text{switching}}$$) and conduction losses ($$P_{\text{DS-ON}}$$). The switch total losses equation is given in the following:

$$A_1 = P_{\text{DS-ON}} + P_{\text{switching}} \rightarrow \begin{cases} P_{\text{DS-ON}} = r_{d_{\text{on}}} i_{\text{RMS,5}}^2 \\ P_{\text{switching}} = \frac{1}{2} f_{\text{s}}, V_r^2 + f_{\text{s}} i_{\text{avg}} V_r \end{cases} \quad (34)$$

$$A_2$$ is the magnetic losses of the suggested structure which is defined as follows:

$$A_2 = r_{L,1} i_{L,1,\text{RMS}}^2 + r_{L,2} i_{L,2,\text{RMS}}^2 + r_{L,3} i_{L,3,\text{RMS}}^2 \quad (35)$$

The power losses of diodes which consist of forward voltage losses of diodes ($$P_{\text{FD}}$$) and conduction losses of diodes ($$P_{\text{con}}$$) are named with $$A_3$$. The following equation is utilized for calculating the power losses of diodes:

$$A_3 = P_{\text{Con}} + P_{\text{FD}} \rightarrow \begin{cases} P_{\text{Con}} = r_{\text{Diodes}} i_{\text{RMS,Diodes}}^2 \\ P_{\text{FD}} = V_{F_{\text{Diodes}}} I_{\text{Diodes}} \end{cases} \quad (36)$$

The power losses of the capacitors ($$A_4$$) are obtained as follows:

$$A_4 = r_{C_1} i_{C_1,\text{RMS}}^2 + r_{C_2} i_{C_2,\text{RMS}}^2 + r_{C_3} i_{C_3,\text{RMS}}^2 + r_{C_4} i_{C_4,\text{RMS}}^2 + r_{C_5} i_{C_5,\text{RMS}}^2 \quad (37)$$

5 Comparison Survey

In this section, the proposed structure is compared with some buck-boost converters in terms of the voltage conversion ratio, peak voltage through the switch and the number of elements. Table 1 illustrates the comparison specifications of the suggested converter and other works. It has to be mentioned that in Table 1, all efficiencies are calculated with about the same power level. The maximum efficiency is considered for the conventional buck-boost converter. As seen in Figs. 5(a) and 5(b), it is obvious that the condition such as duty-cycle in all converter is the same. Also, the proposed topology is compared with topologies in the same family of buck-boost converters with the same structures. The curve of the voltage gain versus duty-cycle is demonstrated in Fig. 5(a). Related to this figure, the proposed converter can provide a high voltage rate in comparison with conventional boost, buck-boost, CUK, the mentioned converter in [19], and the converter in [21]. It has to be noticed that the recommended structure voltage conversion ratio is increased by raising the duty-cycle. The peak voltage through the switch of the suggested converter and other topologies has been indicated in Fig. 5(b). Related to Fig. 5(b), that is clear that the maximum voltage through the switch of the suggested structure is lower than the other topologies. In addition, the proposed structure utilizes one power switch. Thus, the conduction losses of the recommended topology can be decreased, and finally, the overall system efficiency can be increased. The voltage gain and the maximum voltage across the switch of the recommended converter is equal to the [12]. However, there is no soft-switching capability in [12] and also the efficiency of the suggested converter is high compared to the converter [12]. Although the presented converter utilizes more

<table>
<thead>
<tr>
<th>Converter</th>
<th>[12]</th>
<th>[14]</th>
<th>[19]</th>
<th>[21]</th>
<th>[22]</th>
<th>[23]</th>
<th>[24]</th>
<th>Cuk</th>
<th>Conventional buck-boost</th>
<th>Proposed converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCCM</td>
<td>3d</td>
<td>2d</td>
<td>2d</td>
<td>2d</td>
<td>2d</td>
<td>d</td>
<td>d</td>
<td>d</td>
<td>3d</td>
<td></td>
</tr>
<tr>
<td>V_{\text{fsc}}</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td>1-d</td>
<td></td>
</tr>
<tr>
<td>Voltage stress of switch</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td>$V_{\text{fsc}}$</td>
<td></td>
</tr>
<tr>
<td>No. of switches</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. of diodes</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>No. of capacitors</td>
<td>3</td>
<td>3</td>
<td>1</td>
<td>3</td>
<td>4</td>
<td>4</td>
<td>2</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>No. of inductors</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Soft switching</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>-</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Efficiency [%]</td>
<td>95.9</td>
<td>94.2</td>
<td>97</td>
<td>93.2</td>
<td>95.3</td>
<td>95.2</td>
<td>95.1</td>
<td>-</td>
<td>96.1</td>
<td></td>
</tr>
</tbody>
</table>

[DOI: 10.22088/36EE.17.2.1962]
A Buck-Boost Converter; Design, Analysis and Implementation  …  H. Shayeghi et al.

Step-down mode: The experimental measurement results of the suggested structure operation in step-down levels for instant sustainable current of diode demonstrated in Fig. 6(b). The peak voltage and the peak current through the diode $D_2$ are indicated in Fig. 6(c) which are almost 48V and 2.8A. The maximum voltage across the diode $D_3$ is the same as the diodes $D_1$ and $D_2$, and equals to 48V and also, the peak current of diode $D_2$ is 2.8A. The waveforms of voltages across the capacitors $C_1$, $C_2$, $C_3$, and $C_6$ are illustrated in Figs. 7(a)-(d), respectively. As indicated in this figure, voltages $V_{C1}$ and $V_{C4}$ are equal to 58V, and voltages $V_{C2}$ and $V_{C3}$ are equal to 29V. These capacitors voltages verify the obtained voltages equations in (9) and (10). The waveforms of inductors $L_1$, $L_2$, and $L_3$ currents and the output voltage are indicated in Figs. 8(a)-(d), respectively. As depicted in Figs. 8(a)-(c), the ripple contents of the inductor currents are acceptable for DC-DC converters. The output voltage waveform is illustrated in Fig. 8(d), which is about 90V. It is noticed that the voltage ripple through the output voltage is poor and it can be ignored.

**6 Experimental Test Results**

In order to show the proficiency of the suggested converter, the experimental prototype has been implemented and tested in the laboratory. The basic characteristics of the proposed converter are illustrated in Table 2. It has to be mentioned that the experimental results are given for both step-up and step-down switching states.

**Step-up mode:** The experimental measurement results of the proposed converter in step-up mode are demonstrated in Figs. 6-8. The voltage and current waveforms through the main switch and diodes $D_1$, $D_2$, and $D_3$ are demonstrated in Figs. 6(a)-(d), respectively.

**Step-down mode:** The experimental measurement results of the suggested structure operation in step-down

![Image](https://example.com/image.png)

**Fig. 5** The comparison results of the proposed converter with other buck-boost converters; a) $M_{CCM}$ and b) The peak voltage through the switch.

**Fig. 6(a)** indicates the voltage and current waveforms of the main switch which are about 49V and 9A, respectively. It has to be noticed that the peak voltage through the switch is smaller than the output voltage, which decreases the conduction loss of the switch. The voltage and current values of the diode $D_1$ are about 48V and 2.3A which is illustrated in Fig. 6(b). The peak voltage and the peak current through the diode $D_2$ are indicated in Fig. 6(c) which are almost 48V and 2.8A. The maximum voltage across the diode $D_3$ is the same as the diodes $D_1$ and $D_2$, and equals to 48V and also, the peak current of diode $D_2$ is 2.8A. The waveforms of voltages across the capacitors $C_1$, $C_2$, $C_3$, and $C_6$ are illustrated in Figs. 7(a)-(d), respectively. As indicated in this figure, voltages $V_{C1}$ and $V_{C4}$ are equal to 58V, and voltages $V_{C2}$ and $V_{C3}$ are equal to 29V. These capacitors voltages verify the obtained voltages equations in (9) and (10). The waveforms of inductors $L_1$, $L_2$, and $L_3$ currents and the output voltage are indicated in Figs. 8(a)-(d), respectively. As depicted in Figs. 8(a)-(c), the ripple contents of the inductor currents are acceptable for DC-DC converters. The output voltage waveform is illustrated in Fig. 8(d), which is about 90V. It is noticed that the voltage ripple through the output voltage is poor and it can be ignored.

**Table 2** Component specification of the recommended switch.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Step-up mode</th>
<th>Step-down mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input-voltage ($V_{in}$)</td>
<td>20 V</td>
<td>40 V</td>
</tr>
<tr>
<td>Output-voltage ($V_{out}$)</td>
<td>90 V</td>
<td>30 V</td>
</tr>
<tr>
<td>Output power ($P_{out}$)</td>
<td>100 W</td>
<td>50 W</td>
</tr>
<tr>
<td>Frequency ($f_i$)</td>
<td>50 kHz</td>
<td>50 kHz</td>
</tr>
<tr>
<td>Duty-cycle ($d$)</td>
<td>0.6</td>
<td>0.2</td>
</tr>
<tr>
<td>Selected devices</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Capacitors $C_1$, $C_2$, $C_3$, $C_4$, and $C_6$</td>
<td>220V/200 µF</td>
<td></td>
</tr>
<tr>
<td>Diode $D_1$, $D_2$, and $D_5$</td>
<td>MUR1016</td>
<td></td>
</tr>
<tr>
<td>Switch ($S$)</td>
<td>IRFP260N</td>
<td></td>
</tr>
<tr>
<td>Inductor $L_1$</td>
<td>Ferric core (500 µH)</td>
<td></td>
</tr>
<tr>
<td>Inductor $L_2$, $L_3$, and $L_9$</td>
<td>Ferric core (600 µH)</td>
<td></td>
</tr>
</tbody>
</table>

The voltage and current values of the diode $D_1$ are about 48V and 2.3A which is illustrated in Fig. 6(b). The peak voltage and the peak current through the diode $D_2$ are indicated in Fig. 6(c) which are almost 48V and 2.8A. The maximum voltage across the diode $D_3$ is the same as the diodes $D_1$ and $D_2$, and equals to 48V and also, the peak current of diode $D_2$ is 2.8A. The waveforms of voltages across the capacitors $C_1$, $C_2$, $C_3$, and $C_6$ are illustrated in Figs. 7(a)-(d), respectively. As indicated in this figure, voltages $V_{C1}$ and $V_{C4}$ are equal to 58V, and voltages $V_{C2}$ and $V_{C3}$ are equal to 29V. These capacitors voltages verify the obtained voltages equations in (9) and (10). The waveforms of inductors $L_1$, $L_2$, and $L_3$ currents and the output voltage are indicated in Figs. 8(a)-(d), respectively. As depicted in Figs. 8(a)-(c), the ripple contents of the inductor currents are acceptable for DC-DC converters. The output voltage waveform is illustrated in Fig. 8(d), which is about 90V. It is noticed that the voltage ripple through the output voltage is poor and it can be ignored.
mode are illustrated in Figs. 9-11. Fig. 9(a) indicates the voltage and current waveforms of the main switch which are about 49V and 3.2A. The diode $D_1$ voltage and current, $V_{D1}$ and $I_{D1}$, are equal to 49V and 1.3A, which are indicated in Fig. 9(b). As given in Fig. 9(c), the maximum voltage and maximum current of diode $D_2$ are about 49V and 1.2A. The current and voltage waveforms of the diode $D_3$ are demonstrated in Fig. 9(d). The peak voltage and peak current through diode $D_4$ are equal to 49V and 1.2A. The capacitors $C_1$, $C_2$, $C_3$, and $C_4$ voltage waveforms are depicted in Figs. 10(a)-(d), respectively as $V_{C1}$ and $V_{C2}$ are equal to 19V, and $V_{C3}$ and $V_{C4}$ are equal to 19V. The inductors $L_1$, $L_2$, and $L_3$ current waveforms are illustrated in Figs. 11(a)-(c), respectively. As indicated in this figure, the ripple contents of inductors current in buck mode are acceptable for DC-DC structures as same as the boost mode. The output voltage waveform is shown in Fig. 11(d) which is about 29V with poor voltage ripple value.

The recorded efficiencies of the suggested converter in both step-up and step-down switching states for
different output power levels are indicated in Figs. 12(a)-(b). Moreover, the power losses diagrams of the recommended converter based on the obtained equations in the efficiency survey for both step-up and step-down modes are depicted in Figs. 12(c)-(d). As illustrated in Figs. 12(a)-(b), the maximum efficiency of the suggested converter in step-up mode is equal to 95.9% and in step-down mode is equal to 95.3%.

According to Figs. 12(a)-(b), the efficiency tolerance of the suggested converter is relatively low.

Concerning theoretical survey and laboratory results, it can be mentioned that the suggested structure can be an acceptable choice for renewable energies for instant PV panels because of high efficiency with lower maximum voltage throughout the semiconductors.

---

**Fig. 8** The measured voltages and currents; a) \(i_{L1}\), b) \(i_{L2}\), c) \(i_{L3}\), and d) \(V_{out}\).

**Fig. 9** The measured voltages and currents; a) \(V_{sw}-I_{sw}\), b) \(V_{D1}-I_{D1}\), c) \(V_{D2}-I_{D2}\), and d) \(V_{Do}-I_{Do}\).
A Buck-Boost Converter; Design, Analysis and Implementation  

H. Shayeghi et al.


Fig. 10 The measured voltages; a) $V_{C1}$, b) $V_{C2}$, c) $V_{C3}$, and d) $V_{C4}$.

Fig. 11 The measured voltage and currents; a) $i_{L1}$, b) $i_{L2}$, c) $i_{L3}$, and d) $V_{out}$.

Fig. 12 Efficiency and losses curves a) boost efficiency, b) buck efficiency, c) boost losses, and d) buck losses.
6.1 Simulation Results of MPPT Implementation in the Proposed Converter

In order to demonstrate the proficiency of the suggested converter, the MPPT capability of the proposed structure is indicated by simulation results for step-up mode. The PV module that is used to simulate the PV solar system, is the physical type available in PSIM software. The full specifications of the used PV module have been demonstrated in Table 3. Perturb & Observe (P&O) algorithm is utilized to extract the maximum power point (MPPT) from the PV system [25]. In order to properly investigate the effect of changing the environmental factors (temperature and intensity of irradiance), only the effect of one factor is investigated while the other factor has considered constant. Generally, changing the intensity of irradiance has a high impact on the changing of the MPPT point. Therefore, in this section, the temperature of the PV module is kept constant at 25°C, and MPPT is tested only in variable irradiance intensity. The P-V and I-V curves of the PV module at different radiations such as 800 W/m², 1200 W/m² and 900 W/m² have been shown in Figs. 13(a)-(c), respectively. Figs. 14(a)-(f) indicates the simulation results of the MPPT implementation at the proposed structure for the different irradiations. As depicted in Fig. 14, the obtained maximum power and its corresponding voltage are very close to the maximum power point of the P-V scheme in the PV module. As a result, the utilized MPPT algorithm at the suggested structure has acceptable performance.

Table 3 The specifications of the used PV module in PSIM software.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of cells ($N_s$)</td>
<td>36</td>
</tr>
<tr>
<td>Maximum power ($P_{max}$)</td>
<td>60 W</td>
</tr>
<tr>
<td>Voltage at $P_{max}$</td>
<td>17.1 V</td>
</tr>
<tr>
<td>Current at $P_{max}$</td>
<td>3.5 A</td>
</tr>
<tr>
<td>Open circuit voltage ($V_{oc}$)</td>
<td>21.1 V</td>
</tr>
<tr>
<td>Short circuit current ($I_{sc}$)</td>
<td>3.8 A</td>
</tr>
</tbody>
</table>

Fig. 13 P-V and I-V curves of the PV module at different radiations; a) 800 W/m², b) 1200 W/m², and c) 900 W/m².

Fig. 14 The simulation results of the MPPT algorithm; a) radiation intensity changing, b) maximum power of PV under different radiation, c) $V_{PV}$, d) $P_{PV}$, e) $I_{PV}$, and f) output voltage of the proposed converter.
In the first irradiation pattern \((G=800 \text{ W/m}^2)\), the obtained output power \((P_{PV})\) of the PV panel is equal to 48.29\text{W}. Also, \(P_{max}\) of the P-V curve is 48.30\text{W}. Thus, the MPPT efficiency for the first irradiation pattern is calculated as follows:

\[
\eta_{MPPT (800 \text{ w/m}^2)} = \frac{P_{PV}}{P_{max}} \times 100 = \frac{48.29}{48.30} \times 100 = 99.97\% \quad (38)
\]

Moreover, the MPPT efficiency for irradiation 1200 W/m² and 900 W/m² are obtained as follows:

\[
\eta_{MPPT (1200 \text{ w/m}^2)} = \frac{P_{PV}}{P_{max}} \times 100 = \frac{72.63}{72.64} \times 100 = 99.98\% \quad (39)
\]

\[
\eta_{MPPT (900 \text{ w/m}^2)} = \frac{P_{PV}}{P_{max}} \times 100 = \frac{54.42}{54.43} \times 100 = 99.98\% \quad (40)
\]

### 6.2 Dynamic Behavior of the Recommended Converter

The state-space average method can be utilized for indicating the dynamic behavior of the suggested structure. The following variables and equations are given as the state, input, and control variable subordinate [26]:

\[
\dot{x}(t) = A \dot{x}(t) + B \ddot{u}(t)
\]

\[
y(t) = C \dot{x}(t) + D \ddot{u}(t) \quad (41)
\]

To calculate the state equations some presumptions are remarked as follows:

- The ESR value of all components is not considered;
- The input source has a continuous current.

It has to be defined that the state variables vector is \(x(t)\), the input vectors variable is \((u(t))\) and the output variables are \(y(t)\), which has been expressed as follow:

\[
x = [\dot{i}_{L1}, \dot{i}_{L2}, \dot{i}_{L3}, \dot{i}_{L1B}, \dot{i}_{C1}, \dot{i}_{C2}, \dot{i}_{C3}, \dot{i}_{C4}, \dot{i}_{CB}, \dot{i}_{CB}, \dot{i}_{C}]
\]

\[
u = [v_{in}, v_{i}, v_{C1B}, v_{C2B}, v_{C3B}, v_{C4B}, v_{C}]
\]

\[
y = [i_{in}, v_{C}]
\]

The equations related to the state and output variables can be achieved as follows by using Kirchhoff’s voltage and current principles:

\[
x = \begin{bmatrix}
0 & 0 & 0 & 0 & 0 & \frac{d}{L_1} & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & \frac{d}{L_2} & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & \frac{d}{L_3} & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \frac{d}{L_1} & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \frac{d}{L_2} & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \frac{d}{L_3} & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
-\frac{1}{C_1} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
-\frac{1}{C_2} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
-\frac{1}{C_3} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
-\frac{1}{C_4} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{bmatrix}
\]

\[
B = \begin{bmatrix}
\frac{1}{L_1} & 0 & 0 & 0 & v_{in} \\
\frac{1}{L_2} & 0 & 0 & 0 & v_{in} \\
\frac{1}{L_3} & 0 & 0 & 0 & v_{in} \\
0 & 0 & 0 & 0 & v_{in} \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 \\
\end{bmatrix}
\]

\[
C = \begin{bmatrix}
1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 \\
\end{bmatrix}
\]

The open-loop transfer function and Bode diagram are utilized for recognizing the dynamic behavior of the recommended structure. The transfer function of the control to the output (the magnitude dB and phase frequency response) in the Laplace area, which is defined as a Bode diagram is illustrated in Fig. 15(a). The load voltage can be controlled by using the closed-loop scheme with a PI controller that is depicted in Fig. 15(b). As depicted in Fig. 15(b), the appropriate content of the produced voltage \((V_{o,ref})\) is compared with \(V_o\). The differences between the \(V_o\) and \(V_{o,ref}\) are transferred. Then, the PI controller produces a suitable duty-cycle. The produced duty-ratio and carrier wave are compared to each other to provide accurate interpolated. It should be mentioned that the content of PI controller variables, which includes a gain and time constant can be obtained by a try and error method.
7 Conclusions

In this study, a transformer-less buck-boost converter with a high voltage conversion ratio was proposed. The introduced structure can be categorized as 1) high voltage conversion ratio in both step-up and step-down switching state, 2) lower peak voltage through the semiconductors by using an interleaved configuration, 3) high efficiency and 4) low reverse recovery losses because of the existence of soft-switching condition such a ZVS. In addition, in the dynamic response section, it has been shown that the control of the circuit is simple because of using only one power switch. To indicate the effectiveness of the recommended structure a technical survey such as mode analysis is carried out. With regard to the comparison section, it has been shown that the suggested structure has high voltage gain with high efficiency, a low number of components and soft-switching capability among the other previous works. Finally, laboratory test results for DC voltage source 20V and load voltage 90V with full load efficiency of 95.1% for step-up mode and also laboratory test results for DC voltage source 40V and load voltage 30V with full load efficiency of 95.37% for step-down mode were provided to indicates the proficiency of the recommended structure. Moreover, it has been demonstrated that the presented converter has MPPT capability, which makes it to utilize in renewable energy systems. According to the presented converter characteristics, it can be an appropriate choice in power conversion systems for instant sustainable energy systems, hybrid electric vehicles, LED drivers, etc.

References


H. Shayeghi received the B.Sc. And M.S.E. Degrees in Electrical and Control Engineering in 1996 and 1998, respectively, and the Ph.D. degree in Electrical Engineering from Iran University of Science and Technology (IUST), Tehran, Iran, in 2006. Currently, he is a Full Professor in the Technical Engineering Department of the University of Mohaghegh Ardabili, Ardabil, Iran. His research interests are in the application of robust control, artificial intelligence, and heuristic optimization methods to power system control design, operation, and planning, power system restructuring, and renewable energies applications. He has more than 320 papers in international journals and conference proceedings.

S. Pourjafar was born in May 1993 in Ardabil, Iran. He received his B.Sc. degree in Electrical Engineering from Azerbaijan Shahid Madani University, Tabriz, in 2015. He also received his M.Sc. in Power Electronics and Drives from the Sahand University of Technology. Faculty of Electrical and Computer Engineering, Tabriz, in 2017. He is currently a Ph.D. Candidate at the Electrical Engineering Department, University of Mohaghegh Ardabili. His research interests include DC-DC converters, inverters, application of power electronics in energy conversion systems (wind energy, solar energy, grid-connected inverters), battery charging applications in electric vehicles.

F. Sedaghati was born in Ardabil, Iran, in 1984. He received the M.Sc. and Ph.D. degrees both in Electrical Engineering in 2010 and 2014 from the University of Tabriz, Tabriz, Iran. In 2014, he joined the Faculty of Engineering, Mohaghegh Ardabili, where he has been an Assistant Professor since 2014. His current research interests include renewable energies and power electronic converters design and applications.