

Iranian Journal of Electrical and Electronic Engineering

Journal Homepage: ijeee.iust.ac.ir



Research Paper

# Design and Implementation of High Speed and Low Power 12-Bit SAR ADC Using 22nm FinFET

G. Vasudeva\*(C.A.) and B. V. Uma\*\*

**Abstract:** Successive approximation register (SAR) analog to digital converter (ADC) architecture comprises submodules such as comparator, digital to analog converters (DAC), and SAR logic. Each of these modules imposes challenges as the signal makes transition from analog to digital and vice-versa. Design strategies for optimum design of circuits considering 22nm FinFET technology meeting area, timing, power requirements, and ADC metrics are presented in this work. Operational Transconductance Amplifier (OTA) based comparator, 12-bit two-stage segmented resistive string DAC architecture, and low power SAR logic are designed and integrated to form the ADC architecture with a maximum sampling rate of 1 GS/s. Circuit schematic is captured in cadence environment with optimum geometrical parameters and performance metrics of the proposed ADC are evaluated in MATLAB environment. Differential nonlinearity and integral nonlinearity metrics for the 12-bit ADC are limited to +1.15/-1 LSB and +1.22/-0.69 LSB respectively. ENOB of 10.1663 with SNR of 62.9613 dB is achieved for the designed ADC measured for conversion of input signal of 100 MHz with 20dB noise. ADC with sampling frequency up to 1 GSps is designed in this work with low power dissipation of less than 10 mW.

**Keywords:** 22nm FinFET, Folded Resistive String, High Speed, Low Power, Operational Transconductance Amplifier, SAR ADC.

# 1 Introduction

THE links between analog world of transducers and digital world of signal processing and data handling are analog to digital converters (ADC) and Digital to analog converters (DAC). The A/D interface to reside on the same silicon with large DSP or digital circuit is due to increasing trend of integration level of integrated circuits. Scaling in transistor geometries has resulted in low voltage references for operation of digital circuits. ADCs that are interfaced with DSPs blocks also need to operate at low voltages. Among the most popular Nyquist rate ADCs SAR ADCs are important because

E-mail: umabv@rvce.edu.in.

https://doi.org/10.22068/IJEEE.18.3.2336

of high-speed conversion and low voltage operation. Compared with other types of ADC, SAR ADCs exhibit the best energy efficiency for medium to high speed, moderate resolution, and low power applications. Aili Wang et al.[1] have designed a 10-bit SAR register ADC with SNDR of 59.59 dB and power dissipation limited to 41.3 µW operating at the maximum frequency of 50 MS/s using 14 nm SOI FinFET technology. The number of capacitors in the ADC is reduced using segmented architecture. Aligned switching with Skip (ASS) logic is used to save power dissipation. The SAR logic is based on VCM-based MCS Scheme which saves power dissipation further by 85%. Dual mode power is used to further reduce power dissipation. Lukas Kull et al. [2] presented an 8-bit Timeinterleaved ADC that is designed to operate in the 24-72-GS/s. The SNDR at low frequency is 39 dB and 30 dB at Nyquist frequency. The Time-interleaved ADC uses 64 asynchronous SAR ADCs to perform the conversion. 14-nm CMOS FinFET technology is used in the design that requires 0.15 mm<sup>2</sup> area. James Hudner et al.[3] in their work, proposed SAR ADC that operates at 56GS/s and is based on time-interleaved logic using 16nm FinFET technology. The power dissipation is limited to 475 mW. Sung-En Hsieh et al. [4] presented

Iranian Journal of Electrical and Electronic Engineering, 2022. Paper first received 05 November 2021, revised 31 July 2022, and accepted 06 August 2022.

<sup>\*</sup> The author is with the Electronics and Communication Engineering Department, Dayananda Sagar Academy of Technology and Management, Bangalore, Karnataka, India.

E-mail: devan.vasu921@gmail.com.

<sup>\*\*</sup> The author is with the Electronics and Communication Engineering Department, RV College of Engineering, Visvesvaraya Technological University, Belagavi, Karnataka, India.

Corresponding Author: G. Vasudeva.

an 11-bit SARADC that uses semi resting DAC and cascaded input comparator. The designed ADC operating at 600-kS/s with 0.3 V supply voltage requires 187 nW of power dissipation. The SFDR is 73 dB at 9.46 bits. Keisuke Okuno et al. [5] in their work reported on 8-bit SAR ADC using 16 nm FinFET. The time-interleaved ADC is designed to operate at 800 MS/s with ENOB of 6.53 bits. The results of the designed ADC are compared with several other ADCs demonstrating superiority in performances. Ashish Joshi et al. [6] have designed ADC using 45nm FinFET models based on SAR logic that is designed to operate at 909 kS/s with 9 µW of power dissipation. The ADC uses switch capacitor DAC and opamp-based comparator circuit. Ewout Martens et al. [7] have designed ADC based on SAR logic using 16nm CMOS FinFET models that operates at 300 MS/s with ENOB of 11.2 bit. The power dissipation is 3.6 mW with 76 dB harmonic distortion. Zhiliang Zheng et al. [8] presented a new technique for error cancellation in SAR ADCs. In this technique, the conversion time is increased by 50% to cancel the first order capacitor mismatch error, where typically 100% additional conversion time is needed compared to the ideal operation.Gilbert Promitzer [9] presented a paper on non-calibrating SAR ADC with fully differential switched capacitor for low power with 12 bit resolution. The power consumption is reduced because of cancellation of the VCM buffer and by implementing self-timed comparator. To achieve lower power consumption and higher sampling rate the resolution was improved from 10 bit to 12 bit. Eric Fogleman et al. [10] presented a technique to reduce inband noise of DAC block in ADC architecture. Using a second order 33-level tree-structured mismatch shaping DAC an audio ADC Delta-Sigma modulator is designed. The prototype modulator is implemented in a standard 0.5-3.3V single-poly CMOS fabrication process. All 12 of the fabricated prototypes achieve a 100dB peak signal-to-noise and distortion ratio (SINAD) and 102dB dynamic range over a 10-20 kHz measurement bandwidth. John McNeill et al. [11] presented the "Split ADC" architecture. The "Split ADC" architecture uses two independent and identical ADCs to sample the same input, Vin. The two independent outputs are averaged to produce the ADC output code. The difference between the two outputs provides information for the background calibration process. Mi-rim Kim et al. [12] presented a 12-bit SAR ADC with hybrid RC DAC. The hybrid RC DAC is employed to reduce the size and improve energy efficiency by reducing the total number of capacitors. The prototype ADC is fabricated in a180 nm CMOS and occupies 0.25 mm<sup>2</sup> active die area. The measured DNL and INL are +0.47/-0.48 LSB and +0.75/-0.76 LSB respectively. The ADC shows the maximum SNDR of 64.2 dB and SFDR of 80.4 dB with a 2.8V Supply consuming 1.16mW.Dragisa Milovanovic et al. [13] presented second-order sigma-delta modulator in

CMOS 0.35 µm technology for audio applications. In this, they presented a technique to improve the swing, dynamic range, and stability analysis of the second order sigma-delta modulator by scaling the gain of the integrators. The area occupied by this design is 0.57 mm<sup>2</sup>.Oguz Altun et al. [14] presented the multi-rate multi-bit sigma-delta modulator for low power implementation in 90 nm for wireless application. This design achieves 71.4 dB SNDR in 200 kHz GSM band and dissipates 1.1 mA of total current from a 1.5 V Supply. Victor Aberg [15] in his master's thesis in embedded electronic systems has presented a design of SAR ADC using 28 nm FD-SOI CMOS technology that comprises scaled Capacitive DAC. The ADC has been designed to operate at 800 MS/s with SNDR of 38.4 dB and consumes power of less than 1.1 mW. The choice of ADC architecture depends on the end application with the SAR ADC consistently the most energy-efficient, compact, and popular. There are numerous SAR ADC architectures from SAR-Assisted Pipeline topologies to pure SAR.

In this work, a 12-bit SAR ADC is designed and implemented for high speed and low power using 22 nm FinFET technology. This paper is organized as follows: Section 2 describes SAR ADC architecture. Section 3 provides design of SAR ADC. Section 4 presents FinFET and Section 5 presents the design of SAR logic block which includes power estimation, DAC design and comparator design. Section 6 describes the implementation of SAR logic block, DAC and comparator. Section 7 presents results and discussion. Section 8 concludes the paper.

# 2 SAR ADC

The block diagram of SAR ADC is shown in Fig. 1. In a successive approximation register analog to digital converter, the input signal  $V_{in}$  is sampled at the beginning of each conversion cycle. The process of conversion starts by comparing the input signal  $V_{in}$  and the half reference voltage  $V_{ref}/2$  to determine the MSB of  $V_{in}$  and also determines the search region for the second MSB. The binary search algorithm is allowed to approximate the actual  $V_{in}$ , and the reference voltage is used for the MSB will be divided by 2. The result is added or subtracted from the previous reference voltage which delimitates the new binary search regions.

Reference voltage updated and  $V_{in}$ , each comparison between them generates N-bits of SAR ADC and one bit of  $V_{in}$  which needs N Comparisons.



Fig. 1 Block diagram of the SAR A/D converter [8].

#### **3** Design of SAR ADC

In this work, SAR ADC is designed and implemented. The design is divided into sub-blocks like DAC, comparator, SAR logic. The schematic of the subblocks is designed using Virtuoso schematic editor. The simulations for the individual blocks were carried out using ELDO simulation tool. Integration of the subblocks was done using Virtuoso schematic editor. The specifications for SARADC (Table 1) are identified considering the reference design [16].

Several factors are considered for ADC design. The ratio between the maximum input signal level and the minimum detectable input signal that the modulator can handle is called the Dynamic Range (DR). The ratio in power between the input sine wave and the noise of the converter from DC to Nyquist rate [15] is called Signal to Noise Ratio (SNR). SNR is expressed in decibels and the equation is given in (1).

$$SNR = 10\log\frac{P_{signal}}{P_{noise}}$$
(1)

The ratio of the signal power to the total noise and harmonic power at the output is called the Signal to Noise Plus Distortion Ratio (SNDR) [15]. Harmonic content is present in SNDR which is not there in SNR, otherwise, they are similar. Distortion is not important for small signal levels. As the signal level increases and distortion degrades SNDR will be less than SNR. The equation of SNDR is given in (2).

$$SNDR = 10\log \frac{P_{signal}}{P_{noise} + P_{distortion}}$$
(2)

The ratio of the power value of the input sine wave with a frequency f(IN) to the power value of the peak spur observed in the frequency domain is called Spurious Free Dynamic Range (SFDR) [15]. The ratio between the sampling frequency  $f_s$  and the Nyquist rate f(IN) is called the Over Sampling Ratio (OSR). Since  $f(IN) = 2f_B$ , the over-sampling ratio equation is given in (3).

Table 1 Design specifications of SAR ADC.					
Resolution	12-bit				
Technology	22 nm				
Clock rate	1GHz				
Area	$< 1 { m mm}^2$				
Power Supply	1.8V				
Operating current	1mA				
Input range(V <sub>in</sub> )	0.2V-1.4V				
Power dissipation	<10 mW				
INL	$\pm 2$ LSB				
DNL	$\pm 2$ LSB				
SNR (dB)	64 dB				
SNDR (dB)	60 dB				
SFDR (dB)	72 dB				
ENOB	9.5				

$$OSR = \frac{f_s}{2f_B} \tag{3}$$

Due to the periodical charge/discharge of load capacitances, we get dynamic power dissipation and it is shown in (4).

$$P = \alpha \times VDD^2 \times C_s \times f_N \times OSR \tag{4}$$

where  $C_s$  is sampling capacitor,  $f_N$  is system Nyquist rate, OSR is oversampling ratio, and  $\alpha$  is the average change of the voltage on the sampling capacitor. Static power dissipation  $P_{stat}$  is computed considering the current flow during the static state of the circuit that is considered as leakage current and the power  $P_{stat}$  is given as in (5).

$$P_{stat} = VDD \times I_{stat} = VDD \times g_m \frac{C_s}{C_i} V_s$$
(5)

The power dissipation in ADC is either due to higher sampling frequency or due to the power dissipation due to charging and discharging of the capacitors. Based on the factors that constitute power dissipation in ADC it is required to design the sub-systems in ADC with low power strategies.

#### 4 FinFET

Double gate FinFET device shown in Fig. 2(a) and its characteristics demonstrating the increased current flow in the channel by controlling with two gate voltage is presented in [17]. The small signal model for the DG FET is presented in Fig. 2(b).  $C_{gd}$ ,  $C_{gs}$ , and  $C_{ds}$  are the parasitics in FinFET that limits the device operation at high frequencies and  $R_{gd}$ ,  $R_{gs}$ ,  $R_{ds}$ , and  $R_{sub}$  limits the device for low power operations.



Fig. 2 FinFET; a) FinFET device structure of DGFET [17] and b) FinFET Device Small signal model [17].

Predictive Technology Model (PTM) parameters for FinFET is presented in Table 2 and the corresponding model files are considered for the design of OTA and OTA-based comparator. Considering structural and electrical parameters of FinFET device modeling is carried out for analysis of input and output characteristics. The theoretical and practical mismatches are identified based on simulation results and the appropriate geometry settings for FinFET are identified for maximum frequency of operation and low power dissipation [18].

The building blocks of SAR ADC are designed using FinFETs and the design procedures are discussed in detail.

#### 5 Design of SAR Logic Block

It is required to turn on/off ADC reference current source switches, depending on comparator output at every clock till the end of conversion, and generate the ADC data output. This logic is implemented in RTL. The block diagram of the SAR logic block is shown in Fig. 3.

Table 2 FinFET Device Parameters.

All the flip-flops in this module will be reset asynchronously when reset\_n is active, the entire module works on the positive edge of clock (clk). In the reset deactivate condition, the module monitors Start of Function (SOF) signal. On detecting the transition on SOF signal from low to high, the conversion process starts and continues for 14 cycles. During the conversion phase, depending on the output of the comparator, for every clock cycle of comparison (from 2<sup>nd</sup> to 13<sup>th</sup>), a 12-bit register (Digital Output) is updated. At the end of the 14<sup>th</sup> cycle, an End of Function (EOF) signal is set, and the 12-bit register values are latched on to the data\_out <11 : 0> (output) bus. During the next clock cycle (15th cycle), the SOF and EOF signals are reset. The logic output of SAR is interfaced with the DAC input using buffer modules and to transfer the SAR output to the output pins of ADC module.

All the flip-flops in this module will be reset asynchronously when reset\_n is active. The entire module works on the positive edge of clock clk. The timing diagram determined to design the SAR logic block is shown in Fig. 4. In reset deactivate condition,



Fig. 4 Symbol of SAR logic block.

data\_out[11:0]

the module monitors SOF signal, the conversion process starts on detecting the transition on SOF signal from low to high. The input of the SAR logic is the output of the comparator which generates Vcmp out as in (6),

Vcmp (compare\_in) = 
$$\begin{cases} 0, & Vdac < Vin \\ 1, & Vdac \ge Vin \end{cases}$$
 (6)

Considering the output of the comparator (compare\_in), the conversion logic is as follows:

- 1<sup>st</sup> clock cycle: The s1 signal is set to 1 and bit\_sel[11 : 0] is set to  $0 \times 00$ .
- 2<sup>nd</sup> clock cycle: The s1 signal is cleared, s2 signal is set to 1 and set bit\_sel[11] to 1 if compare\_in is 1.
- 3<sup>rd</sup> clock cycle: Retain the bit\_set[11] as 1 if compare\_in is 0, else clear bit\_set[11] and set bit\_set[10] to 1. and this process is continued up to the 14<sup>th</sup> cycle;
- 14<sup>th</sup> clock cycle: Retain the bit set[0] as 1 if compare in is 0, else clear bit set[6], clear signal s2, set signal *eof* and register the bit\_set[11:0] into ADC output *data* out[11:0]
- 15th clock cycle: Clear eof and monitor of sof and start from 1st cycle.

The current biases for ADC design required are 1i, 2i, 4i, 8i, and 16i units that need to be derived from the current references. The reference current is designed using current mirrors from which all other current bias is derived. To produce the desired output current, the current source transistor and its cascaded neighbor need to be biased and designed using current mirrors.

#### **5.1 Power Estimation**

The total power consumption can be estimated as given in (7).

$$P_{total} = \text{Total number of current cells} \times I_{ref} \times V_{dd}$$
 (7)

In this design, V<sub>dd</sub> of 1.8 V is selected, and therefore, it is necessary to minimize the total current in the design to reduce the total power consumption. There are three building blocks in ADC with DAC requiring higher current references. Comparator and SAR logic are set to operate at maximum current of 50 µA and DAC is set to operate at maximum of 100 µA, the total current required by the ADC is 200 µA. For analysis of transistor matching pelgrom's paper [19] has become the standard source and his formula for the standard deviation of saturation current for identically sized devices was used for the design. Mismatch causes timeindependent random variations in physical quantities of identically designed devices, which means each current source in the matrix generates a current that varies slightly from the desired current I<sub>ref</sub>. To see that random variations do not degrade the performance of the circuit below its specifications, the current sources have to be designed. The formulas are given in (8) and (9).

$$\frac{\sigma^{2}(I_{d})}{I_{d}^{2}} = \frac{4\sigma^{2}(V_{TO})}{(V_{GS} - V_{TO})^{2}} + \frac{\sigma^{2}(\beta)}{\beta^{2}}$$
(8)

where

$$\sigma^{2}(V_{TO}) = \frac{A_{VTO}^{2}}{WL} \quad \text{and} \quad \frac{\sigma^{2}(\beta)}{\beta^{2}} = \frac{A_{\beta}^{2}}{WL}$$
(9)

The dependant area parameters are  $A_{VTO}$  and  $A_{\beta}$ . Note that variation with spacing is neglected. The expressions for  $W^2$  and  $L^2$  are derived from (8) and (9).  $W^2$  and  $L^2$ are used to design the width and length of the transistors of the biasing circuit.

$$W^{2} = \frac{2I_{LSB}}{\mu \times Cox \left(\frac{\sigma I}{I}\right)^{2}} \left(\frac{A^{2}\beta}{\left(V_{GS} - V_{T}\right)^{2}} + \frac{4A_{VT}^{2}}{\left(V_{GS} - V_{T}\right)^{2}}\right) \quad (10)$$

$$L^{2} = \frac{\mu \times Cox}{2I_{LSB} \left(\frac{\sigma I}{I}\right)^{2}} \left(A_{\beta}^{2} * \left(V_{GS} - V_{T}\right)^{2} + 4A_{VT}^{2}\right)$$
(11)

## 5.2 DAC Design

In this work, a new architecture for digital to analog is proposed, designed, modeled, and evaluated for its performance [20]. The proposed 12-bit DAC block diagram is shown in Fig. 5. The DAC structure is split into two groups of 6-bits. The first stage generates  $V_{out1}$ corresponding to 6 MSBs and the second stage generates V<sub>out2</sub> for 6 LSBs. The output of the two-stage DAC  $V_{out1}$  and  $V_{out2}$  are accumulated in the adder circuit to generate the final analog output V<sub>OUT</sub>.

The 12-bit DAC is designed using two stages of 6-bit DAC [20]. Each of the 6-bit DAC consists of two-step voltage divider type DAC and folded resistive string network. Device mismatches and area optimization is achieved with folded resistive string approach. Also, improvement in resolution is achieved with coarse and fine voltage generation logic from the two-step voltage divider method. Schematic capture is carried out using Cadence tool. From the simulation studies, it is observed that the designed DAC has a maximum operating Bandwidth of 100 MHz and the gain at 3 dB is 41.86 dB. The power dissipation of the designed DAC has been calculated at 4.33 mW and is hence suitable for high-speed ADC. The INL and DNL of the DAC design have been calculated as +0.034 V to -0.001 V and +0.06 V to -0.05 V. The performance is accomplished with a design area of 450 µm<sup>2</sup>.

## **5.3** Comparator Design

Comparator which is another sub-block of SAR ADC designed using operational circuits is an transconductance amplifier (OTA) [18]. The OTA circuit is realized using eleven transistors as shown in



Fig. 6 OTA-based comparator [18].

Fig. 6. The transistors F1 and F2 are the differential pair and form the transconductance cell that converts the input voltage  $V_{in}^+$  and  $V_{in}^-$  (differential input voltages) to current. The differential current output (Iout) of the differential pair is converted to single-ended current at the output by using the current mirrors F3 to F8, F10, and F11. F9 transistor is used to bias the differential pair and is used as current sink circuit. The cut-off frequency of the OTA is decided by setting the appropriate bias current and the load capacitance of the OTA. The transconductance gain g<sub>m</sub> of the OTA is controlled by setting the current that enters the transistor F9 and the gate voltage V<sub>b</sub> is appropriately set. Design of OTA is primarily identifying the transistor geometries such that the simulation results are matching the hand calculations. Design methodology based on gm/ID method is the most popular approach that identifies the transistor geometries based on data sheets and simulation results. In this method of design of OTA circuits based on datasheet several design variables that were required for the design were assumed without clear rules. The design specifications meeting input range, common mode rejection and noise parameters were not considered in this approach. Even the channel length variations with regard to gm/ID were not considered in the design process.

Fig. 7 SAR logic realized using ring counter and code register [15].

The OTA is designed using FinFET transistors and the comparator circuit is designed to integrate the subcircuits with OTA. The building blocks of the comparator design such as input level shifter, differential pair with cascode stage and class AB amplifier for output swing are designed and integrated. The gain of the comparator is 103dB, with phase margin of 65°, CMRR of 76 dB and output swing from rail to the rail of 0 to 1.8 V achieved. The circuit provides unity gain bandwidth of 5 GHz and a DC open loop voltage gain of 90 dB.

## 6 Implementation

The SAR ADC primarily consists of 3 main blocks. SAR Logic Block, a resistive string folded segmented DAC and OTA-based Comparator with Offset-Cancellation feature.

## 6.1 The SAR Logic Block Implementation

SAR logic design is presented in terms of Finite State Machine (FSM) and is illustrated for its logic function as in Table 3. Each conversion requires 14 clock cycles with the first clock being reset mode and in this mode, all outputs are set to zero. From the 1<sup>st</sup> clock to the 13<sup>th</sup> clock data is converted sequentially and the SAR output

Table 3 SAR logic conversion table using FSM.

Cycle	Sample	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	Comp.
0	1	0	0	0	0	0	0	0	0	0	0	0	0	-
1	0	1	0	0	0	0	0	0	0	0	0	0	0	a11
2	0	a11	1	0	0	0	0	0	0	0	0	0	0	a10
3	0	a11	a10	1	0	0	0	0	0	0	0	0	0	a9
4	0	a11	a10	a9	1	0	0	0	0	0	0	0	0	a8
5	0	a11	a10	a9	a8	1	0	0	0	0	0	0	0	a7
6	0	a11	a10	a9	a8	a7	1	0	0	0	0	0	0	a6
7	0	a11	a10	a9	a8	a7	a6	1	0	0	0	0	0	a5
8	0	a11	a10	a9	a8	a7	a6	a5	1	0	0	0	0	a4
9	0	a11	a10	a9	a8	a7	a6	a5	a4	1	0	0	0	a3
10	0	a11	a10	a9	a8	a7	a6	a5	a4	a3	1	0	0	a2
11	0	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2	1	0	a1
12	0	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2	a1	0	a0
13	0	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2	a1	a0	-



Fig. 8 SAR logic realized using ring counter and code register [15].

is generated. In the 14<sup>th</sup> clock cycle, the data generated is stored in the output register for conversion to analog data by the DAC circuit.

Fig. 7 presents the SAR logic circuit diagram using Dflip flops. The SAR logic is realized using ring counter and a code register. In the first clock i.e., clock zero all the outputs of D-flip flop are reset to zero. In the first clock the MSB bit is set to logic '1' and this logic data is shifted through the shift registers.

The Verilog code is developed for SAR logic and is verified for its functionality in Cadence environment and the verified code is synthesized to generate the netlist. The netlist is imported into Virtuoso schematic environment and is integrated with analog block of ADC structure.

# **6.2 DAC Implementation**

The digital to analog converter is basically currentsteering mode - segmented architecture. The current sources are designed as 1i, 2i, 4i, 8i, and  $31 \times 16i$ . The Virtuoso schematic is as shown in Fig. 8.

The designed 12-bit DAC has to work according to its functionality. Once the netlist of spice is generated the simulations results are produced using ELDO, then add all the required input voltages such as input bits and bias voltage. The input reference currents were also provided. The power supply is given as 1.8V.

## **6.3 OTA-Based Comparator Implementation**

Comparator schematic captured in Virtuoso is presented in Fig. 9. The OTA circuit in Figs. 9(a) and 9(b) present the OTA used as a comparator.

The simulation of the comparator was done with a test case where a PWL signal was provided as the analog input to the comparator. The circuit is operated at 1.8V and 1 GHz clock frequency.

# 7 Results & Discussion

Fig. 10 presents the simulation result of SAR ADC where it shows 6-bit (MSB) digital output such as B12,

B11, B10, B9, B8, and B7 along with its analog input (analog\_in) and DAC output (DAC Out). An input signal of frequency of 100 MHz is considered in this test case and the amplitude of the signal is set between 0 and 2 V. 12-bit ADC operating at sampling frequency of 1 GHz, the 6 LSB bits will have very fast switching process and hence MSB bits are captured and presented for verification. An input signal of 10 kHz is considered as input and the voltage level is between 0 and 2 V is sampled at 100 MHz. The digital output of ADC is captured considering the 6 LSB bits to check for logic correctness of the ADC.

Fig. 11 illustrates the simulation result of SAR ADC 6-bit (LSB) where the results obtained for analog input (analog\_in), digital to analog converter output (DAC Out), and digital output bits such as



Bit'B10' Bit'B11' LSB 'B12' DAC Out Analog\_in Bit 'B1' Analog\_in Bit'B1' Bit'B

Fig. 10 Simulation result of SAR ADC (LSB 6-bits).

B6, B5, B4, B3, B2, B1. From this simulation result, it is observed that the output of all the digital bits has been high when the analog input voltage is equal to its reference voltage or equal to  $V_{DD}$  voltage.

The power dissipation simulations were done on the extracted layout net list including parasitic resistance and capacitance of the power buses, nets used for signal routing using ELDO simulator. The power supply is 1.8V. Fig. 12 illustrates the active current across multiple cycles. The power dissipation results are inclusive of SAR Logic block. The maximum switching current is captured from the SAR logic switching states and it is observed that the maximum switching current of 0.1806 mA occurs whenever the MSB bits is activated. Considering the maximum switching current, the average power dissipation is computed.

## 7.1 ADC metrics

Input signal with maximum frequency of 100 MHz is sampled at 1 GHz sampling frequency with amplitude of 2 V. The input signal is added with random noise and multiple harmonics that occur in the band 10-40 kHz, 10-40 MHz, and 70-100 MHz. The noise power is also varied to estimate the ADC metrics. Fig. 13 presents the input data with noise and harmonics. Fig. 14 presents the FFT spectrum of input data with noise and harmonics.



Fig. 11 Simulation results of SAR ADC (MSB 6-bits).



Fig. 12 Active current plots of ADC.

Iranian Journal of Electrical and Electronic Engineering, Vol. 18, No. 3, 2022



Fig. 13 Input data with 20dB noise and with 3<sup>rd</sup> order harmonics.





Fig. 15 ADC metrics with noise power in 40 - 50 dB harmonics in 10 kHz to 40 kHz.



Fig. 16 ADC metrics with noise power in 40 – 50 dB harmonics in 10 MHz to 40 MHz.

The ADC schematic is simulated in Virtuoso environment and the corresponding outputs are imported into the MATLAB environment to compute ADC metrics such as ENOB, SNDR, SFDR, and SNR. Fig. 15 presents the ADC metrics plot for input signal of 1.2V with higher noise power defined in the range of 40 to 50 dB. The ADC metrics are ENOB = 4.8449, SNDR = 30.9261, SFDR = 55.6228, and SNR = 30.9261.

The frequency spectrum depicting ADC metrics is presented in Fig. 16. ADC metrics are ENOB = 4.8392, SNDR = 30.8923, SFDR = 54.9778, and SNR = 30.8923 for noise power in 40-50 dB and harmonics in 10 MHz – 40 MHz range.

The frequency spectrum depicting ADC Metrics is presented in Fig. 17 for noise power in 10-20dB and harmonics in 10 MHz to 40 MHz range. ADC Metrics are ENOB = 8.1610, SNDR=50.8893, SFDR = 75.4777, and SNR = 50.8999.

The frequency spectrum depicting ADC metrics with

noise power in 10 dB, harmonics in 70 MHz to 100 MHz is presented in Fig. 18. ADC metrics are ENOB = 10.1663, SNDR = 62.96 dB, SFDR = 87.54 dB, and SNR = 62.9613 dB. It is observed from the measurement results that the change in harmonics intensity for the ADC operating at 70MHz to 100MHz bandwidth resulted in improvement in ENOB, SNDR, and SNR. The highest INL error measured is  $\pm 1.22/-0.69$  LSB. Fig. 19 presents the DNL and INL measurements for 12-bit ADC.



Fig. 17 ADC metrics with noise power in 10 – 20 dB harmonics in 10 MHz to 40 MHz.



Fig. 18 ADC metrics with noise power in 10-20 dB harmonics in 70 MHz to 100 MHz.



Iranian Journal of Electrical and Electronic Engineering, Vol. 18, No. 3, 2022

Parameters	Existing design [16]	Proposed design performance parameter and its values				
Resolution	12-bits	12-bits				
Technology	40 nm	22nm				
Clock frequency	200 MHz	1 GHz				
Power supply	1.2 V	1.8 V				
Operating current	15 mA	1 mA				
Input voltage range	-	0.2 V-1.4 V				
Power dissipation	8 mW	7 mW				
INL	1 LSB/-1.2 LSB	+1.22/-0.69 LSB				
DNL	0.7 LSB/-0.3 LSB	+1.15/-1LSB				
SNR (dB)	-	62.9613				
SNDR (dB)	-	62.96				
SFDR (dB)	67.9	87.54				
ENOB	9.85	10.1663				
Novelty in the proposed design	-	OTA comparator two step DAC				

#### Table 4 Comparison table.

## 8 Conclusion

This work involved in designing a FinFET-based 12bit SAR ADC suitable for high-speed and low-power applications. The novelty in this work is the integration of sub circuits such as sample and hold circuit, twostage 6-bit folded resistive string architecture, OTAbased comparator, and SAR logic using an FSM-based approach. The OTA-based comparator is designed to achieve a gain of 100 dB with a phase margin of 65° and UGB of 5 GHz. DAC circuit designed using a twostage folded resistive structure which can operate at maximum frequency of 10 GHz with power dissipation of less than 4 mW. Also, DAC performs the conversion of data with minimum noise measured considering INL and DNL of +0.034 V to -0.001 V and +0.06 V to -0.05 V respectively. Thermometric decoder and shift registers-based SAR logic are used along with an FSMbased approach which reduces glitch in the SAR output. The sub-blocks are integrated to achieve SAR ADC and its performance is analyzed considering noise sources and harmonics. From the results obtained the ADC structure with a resolution of 12 bits using 22nm technology, the SAR ADC operates at 1GHz clock frequency and 1.8 V power supply, the power dissipation is obtained to be 7 mW, INL of +1.22/-0.69LSB, DNL of +1.15/-1LSB. The proposed design has an SNR of 62.9613 dB and ENOB of 10.1663 bits and is able to work at 1GSps with effective conversion metrics suitable for high speed and low power applications.

#### **Intellectual Property**

The authors confirm that they have given due consideration to the protection of intellectual property associated with this work and that there are no impediments to publication, including the timing of publication, with respect to intellectual property.

# Funding

No funding was received for this work.

## **CRediT Authorship Contribution Statement**

**G. Vasudeva:** Software and simulation, Original draft preparation, Revise and editing. **B. V. Uma**: Idea & conceptualization, Analysis, Methodology, Research & investigation, supervision, verification.

## **Declaration of Competing Interest**

The authors hereby confirm that the submitted manuscript is an original work and has not been published so far, is not under consideration for publication by any other journal and will not be submitted to any other journal until the decision will be made by this journal. All authors have approved the manuscript and agree with its submission to "Iranian Journal of Electrical and Electronic Engineering".

#### References

- A. Wang and C. J. R. Shi, "A 10-bit 50-MS/s SAR ADC with 1 fJ/conversion in 14 nm SOI FinFET CMOS," *Integration*, Vol. 62, pp. 246–257, Jun. 2018.
- [2] L. Kull, D. Luu, M. Braendli, P. A. Francese, T. Morf, M. Kossel, A. Cevrero, I. Ozkaya, and T. Toifl, "A 24–72-GS/s 8-b Time-interleaved SAR ADC with 2.0–3.3-pJ/conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET," *IEEE Journal* of Solid-State Circuits, Vol. 53, No. 12, pp. 3508– 3516, Dec. 2018.
- [3] J. Hudner, D. Carey, R. Casey, K. Hearne, P. W. D. A. F. Neto, I. Chlis, M. Erett, C. F. Poon, A. Laraba, H. Zhang, and S. L. C. Ambatipudi, "A 112Gb/s PAM4 wireline receiver using a 64-Way time-interleaved SAR ADC in 16nm FinFET," in *IEEE Symposium on VLSI Circuits*, pp. 47–48, 2018.
- [4] S. Hsieh and C. Hsieh, "A 0.44-fJ/conversion-step 11-bit 600-kS/s SAR ADC with semi-resting DAC," *IEEE Journal of Solid-State Circuits*, Vol. 53, No. 9, pp. 2595–2603, Sep. 2018.

- [5] K. Okuno, K. Obata, T. Kato, and K. Sushihara, "An 800-MHz 8-bit high speed SAR ADC in 16nm FinFET process," in *IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)*, pp. 24–25,2017.
- [6] A. Joshi, S. K. Sharma, S. K. Manhas, and S. Dasgupta, "Design and analysis of low power and area efficient single capacitor DAC based successive approximation ADC using 45 nm FinFET," in *Fifth International Conference on Communication Systems and Network Technologies*, pp. 792–796, 2015.
- [7] E. Martens, B. Hershberg, and J. Craninckx, "A 69dBSNDR 300-MS/s two-time interleaved pipelined SAR ADC in 16-nm CMOS FinFET. with capacitive reference stabilization," *IEEE Journal of Solid-State Circuits*, Vol. 53, No. 4, Apr. 2018.
- [8] Z. Zheng, U. K. Moon, J. Steensgaard, B. Wang, and G. C. Temes, "Capacitor mismatch error cancellation technique for a successive approximation A/D converter," *IEEE Journal of Solid-State Circuits*, Vol. 33, pp. 326–329, Jul. 1999.
- [9] G. Promitzer, "12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s," *IEEE Journal of Solid-State Circuits*, Vol. 36, No. 7, pp. 1138–1143, Jul. 2001.
- [10] E. Fogleman, J. Welz, and I. Galton, "An audio ADC delta-sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC," *IEEE Journal of Solid-State Circuits*, Vol. 36, No. 3, pp. 339–348, Mar. 2001.
- [11] J. McNeill, M. Coln, and B. Larivee, "A split ADC architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," *IEEE Journal* of Solid-State Circuits, Vol. 40, No. 12, pp. 2437– 2445, Dec. 2005.
- [12] M. Kim, Y. O. Kim, Y. S. Kwak, and G. C. Ahn, "A 12-bit 200-KS/s SAR ADC with hybrid RC DAC," in *IEEE Asia Pacific Conference on Circuits* and Systems (APCCAS), pp. 185–188, 2014.
- [13] D. Milovanović, M. Savić, and M. Nikolić, "Second-order sigma-delta modulator in standard CMOS technology," *Serbian Journal of Electrical Engineering*, Vol. 1, No. 3, pp. 37–44, Nov. 2004.

- [14] O. Altun, J. Koh, P. E. Allen, "A 1.5V multirate multibit  $\Sigma\Delta$  modulator for GSM/WCDMA in a 90nm digital CMOS process," in *IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 5577–5580, 2005.
- [15] V. Aberg, "Design of 28 nm FD-SOI CMOS 800 MS/s SAR ADC for wireless applications," *Master's Thesis in Embedded Electronic System Design*, Chalmers University of Technology, University of Gothenburg, Sweden, 2016.
- [16] J. Wu and J. Wu, "A 12-Bit 200 MS/s pipelined-SAR ADC using back-ground calibration for interstage gain," *Electronics*, Vol. 9, No. 3, p. 507, 2020.
- [17] A. Amara and O. Rozeau, Eds. Planar double-gate transistor: From technology to circuit," Springer, 2009.
- [18] V. Gowdagere and U. B. Venkataramanaiah, "Operational transconductance amplifier-based comparator for high frequency applications using 22 nm FinFET technology," *International Journal of Electrical and Computer Engineering*, Vol. 12, No. 2, pp. 2158–2168, Apr. 2022.
- [19] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE Journal of Solid State Circuits*, Vol. 24, No. 5, pp. 1433–1440, Oct. 1989.
- [20] Vasudeva G and Uma B V, "Two-stage folded resistive string 12-bit digital to analog converter using 22-nm FinFET," in Sustainable Communication Networks and Application, Springer, Singapore, pp. 119–137, 2021.



**G. Vasudeva** is currently working as Assistant Professor in the Electronics and Communication Engineering Department, Dayananda Sagar Academy of Technology and Management, Bangalore, India. His research interests include ADC using FinFETs for low power applications.



**B.** V. Uma is currently working as Professor in ECE Department and Dean Student Affairs at RV College of Engineering, Visvesvaraya Technological University, Belagavi, Karnataka, India. She has around 27 years of teaching experience and research interests include broad band communication, VLSI design, and microcontroller.



© 2022 by the authors. Licensee IUST, Tehran, Iran. This article is an open-access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license (https://creativecommons.org/licenses/by-nc/4.0/).