A Highly Linear LNA with Noise Cancellation for 5.8-10.6 GHz UWB Receivers

R. Mirzalou*, A. Nabavi**, and G. Darvish*

Abstract: This paper presents a new ultra-wideband LNA which employs the complementary derivative superposition method in noise cancellation structure. A pMOS transistor in weak inversion region is utilized for simultaneous second- and third-order distortion cancellation. Source-degeneration technique and two shunt inductors are added to improve the performance at high frequencies. The degeneration inductor resonates at \( f_T/2 \) and realizes a new input matching technique that widens the bandwidth with decreasing its quality factor and input capacitance, while flattens the input resistance and also improves the 1dB Compression Point. The shunt inductors resonate at the center frequency of the band and improve the effective bandwidth of noise/distortion cancellation technique. This LNA has been designed in a 0.18 \( \mu \)m CMOS process and consumes 8.3 mA from 1.8 V power supply. The chip area is 0.55 mm\(^2\). The noise figure and voltage gain are 4.48-5.18 dB and 13 dB, respectively. S11 is lower than -13.5 dB over 5.8–10.6 GHz and IIP3 is 14.5–17.5 dBm, IIP2 is 14–15.5 dBm. This technique improves IIP3 more than 9 dB.

Keywords: ultra-wideband (UWB), low-noise amplifier (LNA), noise cancellation, distortion cancellation, input matching.

1 Introduction
Ultra wideband communication is of great interest due to an endless demand for high data rate portable devices. The large 3.1-10.6 GHz bandwidth available for UWB standards makes a good candidate for high resolution positioning systems. Since a large WiFi interferer in the middle of the UWB band (5 GHz) exist, the band of operation is usually divided into lower-band (3.1-4.85 GHz) and upper-band (5.8-10.6 GHz) [1]. Since the large interferer makes it challenging to utilize the whole bandwidth in UWB systems, designing an LNA as the first block of each receiver for the whole bandwidth doesn’t seem to be the best idea. Limiting the design to only upper band of UWB can relax the challenges for 50Ω input matching over the bandwidth, and may provide better noise and linearity performance while the power consumption is minimized.

As the CMOS technology scales down, the noise and the bandwidth of the LNA can be improved [2]. However, the linearity will degrade due to nonlinear output conductance, mobility degradation, velocity saturation, and poly-gate depletion. Therefore, using a linearization technique is inevitable in LNA circuits at high data rate [3], while noise cancellation scheme could be incorporated to achieve lower noise figure.

The noise cancellation techniques in [1, 4, 5] improve the LNA noise figure by cancelling the channel thermal noise of CG transistor through adding CS-stages band subtracting the two outputs, while their IIP3 is lower than 0 dBm. Often for linearity improvement in UWB LNAs, the derivative superposition and post-distortion cancellation techniques employ additional transistor’s nonlinearity [3, 6, 7] or an active nonlinear resistor [3, 8] to cancel out the nonlinearity terms of the main device, while the additional transistor degrades the noise figure and shrinks the bandwidth. Also, input matching is degraded in derivative superposition methods. A broadband LNA topology is proposed in [2] for simultaneous noise and distortion cancellation which is suitable for improving both noise figure and linearity while the input matching is degraded.

In this paper, a two-stage UWB noise and distortion cancellation LNA is introduced with new input matching network. In the proposed LNA a pMOS transistor in CS-stage is employed for simultaneous second- and third-order distortion cancellation, similar to complementary derivative superposition techniques in CS and CG topologies. In addition, two additional
inductors are used, which extends the effective bandwidth for input matching and noise/distortion cancellation.

The reminder of this paper is organized as follows. Section 2 presents the new input matching technique which is appropriate for noise cancellation topologies. Section 3 describes the noise cancellation criteria and the method for solving the problem of parasitic in high frequency. Section 4 gives an analytical description of the gain and distortion cancellation by using frequency dependent analysis. Finally, section 5 presents the simulation results and section 6 concludes the paper.

2 UWB Input Matching Analysis

Two typical topologies for LNA input matching are presented in Fig. 1(a) and Fig. 1(b), namely inductor degeneration common-source LNA (CS-LNA) and common-gate LNA (CG-LNA), respectively. In Table 1, Z_{in}(\omega), the input impedance seen from R_S, and the input matching network’s quality factor, Q_{match}, are listed. For simplicity all parasitics and body effects, except gate-to-source parasitic capacitors, are ignored.

Considering the inverse relationship between Q_{match} and bandwidth, the relatively high Q_{match} of ordinary CS-LNA leads to impractical UWB matching requirement and smaller NF compared to that of CG-LNA [8]. In CG-LNA the parallel resonant network results in low Q_{match} which is proportional to C_{gs}. This capacitor decreases as technology scales, leading to wider bandwidth. The CG-LNA has also better linearity and lower power consumption [8, 9].

A new input matching technique for noise cancellation topologies is proposed in Fig. 1(c). This technique employs the properties of CS-LNA and CG-LNA to expand the bandwidth of input matching. In this topology, L_in resonates in center frequency of band, resonating out parasitic capacitors. For proper cancellation of parasitic capacitors, the inductor L_{new} resonates in the half of transit frequency (f_T/2). Hence, C_{gs2} decreases with the frequency dependent factor A (as defined in Table 1), which leads to lower capacitance and better input matching. The calculated Q_{match} in Table 1 is low enough for UWB application. For example, C_{gs1}+C_P=0.12 pF and C_{gs2}/A=0.14 pF yield Q_{match}(f = 8 GHz) = 0.33 and BW = 24.5 GHz (all parameters like C_{gs1}, C_P and etc. defined in Fig. 1(c)).

For ordinary noise cancellation and LNA’s input matching design, R_S=1/gm1 but in new technique, R_S=1/gm1|||g_{m2}L_{new}/C_{gs2}+R(\omega)||. Considering this equation, the required g_{m1} is reduced. Therefore, the mean-squared channel thermal noise current, which is given by Eq. (1) and the bias current, are decreased. With low bias current, the load resistor can be larger, which in turn compensates the gain degradation due to g_{m1} decrement in proposed LNA.

\[
\frac{I_{Q}}{I_{d}} = 4kT \frac{g_{d}}{\alpha} \Delta f = 4kT \frac{g_{m}}{\alpha} \Delta f
\]  

\[
R_S=1/gm1|||g_{m2}L_{new}/C_{gs2}+R(\omega)||
\]

is the simplified equation for input resistance. As frequency increases, g_{m1} is degraded and hence 1/gm1 ascends. R(\omega) is a decreasing function of frequency and hence it compensates the bad effect of higher frequency on g_{m1}.

Table 1 CS-LNA and CG-LNA versus noise cancellation LNA with new input matching technique

<table>
<thead>
<tr>
<th>Topology</th>
<th>Z_{in}(\omega) seen from R_S</th>
<th>Q_{match}</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS-LNA</td>
<td>\frac{g_m L_1}{C_{gr1}} + jo L_2 + \frac{1}{jo C_{gr1}}</td>
<td>\frac{1}{2\omega C_{gr1} R_S}</td>
</tr>
<tr>
<td>CG-LNA</td>
<td>\frac{1}{g_{m1}}</td>
<td></td>
</tr>
<tr>
<td>Noise cancellation LNA with new input matching technique</td>
<td>\frac{1}{g_{m1}}</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 1 (a) Typical inductor degeneration common-source LNA, (b) Typical common-gate LNA, (c) Noise cancellation LNA with new input matching technique.
3 UWB Noise Cancellation Analysis

Noise cancellation in broadband LNA is an effective technique to improve the NF [4, 2, 5, 10]. The complete schematic of the proposed LNA, with additional $L_{\text{new}}$ and $L_1$ inductors, is depicted in Fig. 2 which is similar to that in [2, 5].

Accurate noise analysis at high frequency requires taking into account the parasitic capacitances at various nodes. The power spectral density of output noise voltage due to $RS$ is:

$$
S_{R_S}(s) = 4KT R_S \left[ \frac{g_{m1}}{sL_{\text{new}} (sC_{gs3}+g_{m3})} + 1 + \frac{1}{1+g_{m1}r_{ds1}g_{m3}} \right] \left[ Z_x \| \frac{1}{Z_{x}} \right]^{-1} |Z| \left[ \frac{1}{|Z|} \right]^{-1} \left[ Z_x \| \frac{1}{Z_{x}} \right]^{-1}
$$

where $Z_N = sL_{\text{new}} + (1/sC_{gs3}) + g_{m1}L_{\text{new}}/C_{gs3}$, $Z_{L1} = R_{L1} + sL_{L1}$, $Z_{S3} = R_{S3} + (1/sC_{gd})$, $Z_{L3} = R_{L3} + (1/sC_{gd})$, $Z_{L2} = (1/g_{m2})||r_{ds2}Z_{L2}/(Z_{L2}+Z_{S2})||Z_{S2}$ and refer to Fig. 3 for definition of parasitic capacitor, $C_X$. The noise factor is the noise contributed by the elements normalized to the noise contributed by $R_S$, $F = V_{n, \text{in}}^2/S_{R_S}(s)$.

By ignoring $r_{ds1,3}$ and considering only thermal noise of resistors and channel thermal noise current of MOSFETs, we have:

$$
F_{R_1}\left( \frac{4KT}{R_1}\right) \left[ |Z| \left[ \frac{1}{Z} \right]^{-1} \left[ \frac{1}{|Z|} \right]^{-1} \left[ \frac{1}{|Z|} \right]^{-1} \right] \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1}
$$

$$
F_{M_1} = 4KT \left[ \frac{\gamma g_{m1}}{\alpha} \right] \left[ \frac{Z_x}{Z_s} \right] \left[ \frac{Z_s}{Z_x} \right] \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1}
$$

$$
F_{M_3} = 4KT \left[ \frac{\gamma g_{m3}}{\alpha} \right] \left[ \frac{Z_x}{Z_s} \right] \left[ \frac{Z_s}{Z_x} \right] \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1}
$$

where the noise parameter in MOSFET is $\gamma$, $\alpha = g_{m2}/g_{d0}$ and $g_{d0} = g_{m2} + g_{mb}$ [2, 11].

The effect of the CG transistor $M_4$ and load resistor on the noise and frequency response is neglected [9]. The noise factor of circuit is summarized by $F = F_{R_1} + F_{M_1} + F_{M_2} + F_{M_3}$. At frequencies well below $f_T$ the noise factor of LNA is revealed in Eq. (7), considering only thermal noise of resistors and channel thermal noise current of MOSFETs.

$$
F = 1 + R_1^2 R_s^2 \left[ |R_s| \| R_m^3 \right] \times \gamma^2
$$

$$
\left[ \frac{1}{1+g_{m1}r_{ds1}g_{m3}} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \left[ Z_x \| \frac{1}{Z_x} \right]^{-1} \right]
$$

$$
R_{in} = \frac{R_1^2 r_{ds1}}{1+g_{m2}r_{ds1}} \left[ \frac{g_{m2}L_{\text{new}}}{c_{gs3}} \right] + \frac{R_1^2 r_{ds1}}{1+g_{m2}r_{ds1}} \left[ \frac{g_{m2}L_{\text{new}}}{c_{gs3}} \right] + \frac{R_1^2 r_{ds1}}{1+g_{m2}r_{ds1}} \left[ \frac{g_{m2}L_{\text{new}}}{c_{gs3}} \right] + \frac{R_1^2 r_{ds1}}{1+g_{m2}r_{ds1}} \left[ \frac{g_{m2}L_{\text{new}}}{c_{gs3}} \right]
$$

The Noise Figure contours are plotted by varying $g_{m2}$ and $g_{m3}$ in Fig. 4, using Eq. (7). The dash line stands for 8 mA constant current consumption of $M_2$ and $M_3$, assuming 0.16 V for overdrive voltage. Intercept point of dash line and NF contours represent the optimum bias point with minimum current consumption for a given NF.

![Fig. 2 Complete LNA schematic.](image-url)

![Fig. 3 Common-gate schematic for distortion and noise analysis.](image-url)
\[ V_{in} = \frac{Z_{1}}{Z_{in}} A_{s} A_{s} A_{s} \times V_{d} \]  

where \( Z_{L}(s) \) is the output impedance and also \( s \).

\[ V_{out} = \frac{A_{1}(s)}{H(s)} + A_{2}(s_{1}, s_{2}) A_{s}(s_{1}, s_{2}) \times V_{d} \]  

The distortion due to \( g_{ds} \) is negligible when small shunt resistor is used [2]. The nonlinear small signal drain current is expressed by power series as

\[ i_{ds} = g_{m} \times V_{gs} + \frac{g_{m}^{2}}{2!} \times V_{gs}^{2} + \frac{g_{m}^{3}}{3!} \times V_{gs}^{3} + \cdots \]  

For distortion analysis, we employ the schematic of CG-stage shown in Fig. 3. As described in previous section, \( C_{p1} \) and \( C_{g} \) are the parasitic capacitors. \( C_{g} \) is the input coupling capacitor. The equivalent input impedance of \( M_{1} \) is also modeled by the RLC network of \( C_{gs3} \), \( L_{new} \), and \( g_{m3} L_{new}/C_{gs3} \). To examine the frequency dependent distortion analysis, we assume that \( C_{p1} \) and \( C_{g} \) account for the bandwidth limiting capacitances and employ Volterra series for the CG-stage. To reduce the complexity, the linearity analysis will be limited up to the third-order and the memory-less Taylor series applied to CS-stages [2]. By denoting:

\[ V_{X} = A_{1}(s) + A_{2}(s_{1}, s_{2}) + A_{s}(s_{1}, s_{2}) \times V_{d} \]  

Volterra series kernels are derived by solving some KCL, where \( Z_{s} = (1/sC_{g})(s_{lin})(s_{lin} + (1/sC_{gs}) + g_{m3} L_{lin}/C_{gs3}) \). \( Z_{s} = R_{s} S_{lin} + C_{gs3} \), and \( Z_{s} = R_{s} S_{lin} + C_{gs3} \). The second-order interaction operator is \( A_{1}(s_{1}) A_{2}(s_{2}, s_{3}) \). The Volterra series kernels are derived as:

\[ A_{1}(s) = \frac{Z_{1}(s) + r_{3}}{H(s)} \]  

\[ A_{2}(s_{1}, s_{2}) = \frac{1}{H(s_{1})} \times A_{1}(s_{1}) A_{1}(s_{2}) \]  

\[ A_{3}(s_{1}, s_{2}, s_{3}) = -Z_{s}(s_{1}, s_{2}, s_{3}) r_{3} \times \]  

\[ H(s) = Z_{s} (s_{1}, s_{2}, s_{3}) \]  

while the \( V_{out} \) is expressed by Eq. (15) with amplified \( V_{i} \) and \( V_{g3} \) as:

\[ V_{out} = \left( g_{m} V_{gs2}^{2} + \frac{g_{m}^{2}}{2!} V_{gs2}^{2} \right) + \left( g_{m3} V_{gs3}^{3} + \frac{g_{m3}^{2}}{2!} V_{gs3}^{2} + \frac{g_{m3}^{3}}{3!} V_{gs3} \right) \]  

where \( Z_{o}(s) \) is the output impedance and also
\[ V_I = \frac{Z_1(s) + g_m C_s}{Z_1(s) + r_{ds}} A_I(s) + V_S + \frac{-Z_1(s) + r_{ds}}{Z_1(s) + r_{ds}} A_2(s) + V_S^2 \]
\[ + \frac{-Z_1(s) + r_{ds}}{Z_1(s) + r_{ds}} A_3(s) + V_S^3 \]
\[ V_{out} = \left( -\left( g_m s V_1 \right) \right)^2 / Z_1(s) + r_{ds} + g_m + Z_S \]
\[ \left( g_m s V_2 \right)^3 / Z_1(s) + r_{ds} \]
\[ \left( g_m s V_3 \right)^3 / Z_1(s) + r_{ds} \]

Eq. (15) results in fundamental, second-order, and third-order \( V_{out} \) expressions as follows:
\[ V_{out, f} = \left( 1 - \frac{A_{2(s)} + V_S^2}{Z_1(s) + r_{ds}} \right) g_m \]
\[ + \left( \frac{Z_1(s) + r_{ds} A_I(s)}{Z_1(s) + r_{ds} A_I(s)} + \frac{V_S}{g_m} \right) g_m \]
\[ + \left( \frac{Z_1(s) + r_{ds} A_I(s)}{Z_1(s) + r_{ds} A_I(s)} + \frac{V_S}{g_m} \right) g_m \]

4.1 Gain Analysis

CS topology with source degeneration inductor has \( L_{new} \) as the frequency-dependent feedback element while \( \beta = \omega L_{new} \). The feedback path is between the output current and the gate-source voltage [3]. For simplicity, we examine these effects with frequency-dependent analysis, using Eq. (18) that displays \( V_{out, f} \) as the voltage gain. The \( g_m \)’s factors are affected by \( L_{new} \)’s feedback, decreasing the voltage gain. Fig. 6 illustrates the magnitude of this factor by varying frequency and \( L_{new} \).

In the left side of dash line for all frequency and \( L_{new} \), the magnitude is higher than 0.75. With \( L_{new} < 0.225 \) nH criteria, the voltage gain degradation is tolerable. In contrast, \( g_m \)’s factor increases the gain when \( L_1 \) resonates in the band of interest. The shunt-peaking inductor, \( L_1 \), series with the load resistor, \( R_S \), boosts the gain of the LNA at high frequency while this topology matches the output to 50 \( \Omega \), without using an output buffer for measurement.

4.2 Distortion Analysis

Previous designs in [6, 7] utilize a pMOS transistor as an auxiliary FET in weak inversion for simultaneous second- and third-order distortion cancellation in complementary derivative superposition method for wideband LNAs, providing acceptable bandwidth. In this work by modifying the complementary derivative superposition method in noise cancellation structure, a pMOS transistor is also used for the same reason as shown in \( V_{out, 2ed} \). The effect of using pMOS transistor in CS-stage for second-order distortion cancellation is obvious due to the negative sign added to \( g_m \)’s factors.

Note that pMOS transistor also reuses the bias current of \( M_2 \). In this circuit, we partially cancel the second-order distortion, and concentrate on full cancellation of third-order distortion.

Each term in Eq. (20) contributes to the third-order distortion of \( V_{out} \). The first term is the \( M_1 \)’s distortion and at low frequencies, the ratio of \( g_m \) and \( g_m^{2} \)’s factors are reduced to \( R_S || (g_m L_{new} C_{Gm} / g_m) / R_S \), which cancels out in the same way as the \( M_1 \)’s channel thermal noise current is cancelled in Section 3. The second term in Eq. (20) that is due to third-order distortion of \( M_2 \) and \( M_3 \) can be cancelled by biasing these two transistors in the weak and strong inversion regions, respectively, with different \( g_m \)’s polarity. These two cancellations criteria are formulated as:

\[ g_m^{3} = \frac{R_1}{R_S || (g_m L_{new} C_{Gm} / g_m) / R_S} \quad \text{and} \quad g_m^{n} = -\frac{R_1}{(g_m / g_m)} \]

\[ Z_1(s) + r_{ds} A_I(s) + Z_2(s) + r_{ds} A_2(s) + V_S^2 \]

\[ Z_1(s) + r_{ds} A_I(s) + Z_3(s) + r_{ds} A_3(s) + V_S^3 \]

\[ Z_1(s) + r_{ds} A_I(s) + Z_4(s) + r_{ds} A_4(s) + V_S^4 \]
term of Eq. (20). Because of the same polarity of $g'm_2$ and $g'm_3$ factors, the value of the third-term in Eq. (20) can be substantial because $g'm_2$ and $g'm_3$ are fixed, once $M_2$ and $M_3$ are designed to satisfy Eq. (21). However, the size of $M_1$ can be decreased because of new input matching technique such that $A_2(s_1,s_2)$ is diminished by lowering $g'm_1$.

In the next step, high frequency effects are considered to deconvolve Eq. (20). In this case, $g''m_3$ and $g''m_2$ are frequency dependent, and for better distortion cancellation the criteria can be formulated as

$$
\frac{g''m_3}{g''m_2} = \frac{Z_1(s)\times(1+g'''m_1)}{Z_1(s)+g''m_1} A_1(s)\times V_S^3
$$

For proper distortion cancellation and extending the bandwidth of this cancellation, the ratio in Eq. (22) should have constant amplitude and phase $\pi$ over the entire bandwidth. In this topology, adding two inductors, $L_{new}$ and $L_1$, provides two degrees of freedom for improving the linearity. By plotting Eq. (22) with and without $L_{new}$ and by varying $L_1$ in Fig. 7, the effect of this technique is revealed.

Taking into account the input matching condition and the contours in Fig. 6, $L_{new}$ is chosen to be 0.22 nH. The inductor $L_1$, which resonates with parasitic capacitors in $V_1$, decreases the noise contribution of CG-stage. The proper value for this inductor forces it to resonate in the center of the required band. From Fig. 7, the inductance value must be higher than 2 nH. We choose 2 nH due to area constrain.

5 Simulation Results

The post-layout simulation of the proposed LNA in Fig. 2 is designed with a RF CMOS of 0.18µm. Fig. 8 shows the input and output return losses. This figure illustrates that the new input matching strongly decreases the input return loss. Figs. 9 and 10 show the voltage gain and noise figure, respectively. Note that the effect of $L_1$ is obvious because of Low noise figure in resonance frequency of $L_1$. For linearity analysis IIP3 and IIP2 are shown in Fig. 11. IIP3 in Fig. 11 is obtained by varying two frequency tones with 200 MHz spacing, and for IIP2 measurement 1 GHz spacing frequency is used. In Fig. 12 spacing is swept while one of the input tones is in the center frequency. Fig. 13 and Fig. 14 show, respectively, IIP3 and 1dB compression point with sweeping input power. In all figures, post-layout simulation is compared with pre-simulation results. Also, Fig. 15 shows layout of proposed LNA.

Finally, the performance of the proposed LNA is compared in Table 2 with simulation results of prior designs to exhibit the benefits of the proposed circuit in high frequency. All transistors size and other component values are reported in Table 3.
6 Conclusion
A highly linear LNA with noise cancellation for 5.8–10.6 GHz UWB receivers has been designed in a 0.18 µm CMOS technology. A new input matching technique is examined. The Volterra series kernels prove that additional inductors, which are added for input matching and noise cancellation, can be optimized to improve the distortion cancellation in the above bandwidth. The proposed circuit incorporates pMOS with nMOS in the common-source stages to realize simultaneous cancellation of second- and third-order distortion. Simulation results show that the maximum gain is 13.5 dB and noise figure is below 5.2 dB over the upper-band of UWB. The input matching provide $S_{11}< -13.5$ dB while $S_{22}< -7.5$ dB, $S_{12}< -34.5$ dB. The IIP3 and IIP2 of linear LNA are over 14 dBm, while consumes only 15 mW from 1.8 V supply. The chip area is 0.55 mm².

Acknowledgment
The authors would like to thank Education and Research Institute for ICT (formerly, Iran Telecommunication Research Center) for the financial support of this project.
Table 2 Simulation Results Comparison with prior works

<table>
<thead>
<tr>
<th>Ref</th>
<th>Frequency band 1) (GHz)</th>
<th>NF (dB)</th>
<th>Gain (dB)</th>
<th>S11 (dB)</th>
<th>IIP3 (dBm)</th>
<th>IIP2 (dB)</th>
<th>Power (mW)</th>
<th>Supply voltage (V)</th>
<th>Area (mm²)</th>
<th>Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>This Work</td>
<td>5.8-10.6</td>
<td>4.48-5.18</td>
<td>13 2)</td>
<td>&lt; -13.5</td>
<td>+ 15</td>
<td>+ 16</td>
<td>15</td>
<td>1.8</td>
<td>0.55</td>
<td>0.18µm</td>
</tr>
<tr>
<td>[1]</td>
<td>4.7-11.7</td>
<td>2.88-3</td>
<td>12.4</td>
<td>&lt; -11.9</td>
<td>-3</td>
<td>-</td>
<td>13.5</td>
<td>1.2</td>
<td>-</td>
<td>0.13µm</td>
</tr>
<tr>
<td>[10]</td>
<td>0.2-5.2</td>
<td>2.6-3.3</td>
<td>16.6 2)</td>
<td>&lt; -13</td>
<td>0</td>
<td>+ 20</td>
<td>21</td>
<td>1.2</td>
<td>0.009 3)</td>
<td>65nm</td>
</tr>
<tr>
<td>[4]</td>
<td>3.1-10.6</td>
<td>3.8-4.3</td>
<td>11</td>
<td>&lt; -12</td>
<td>-6.2</td>
<td>-</td>
<td>20</td>
<td>1.8</td>
<td>0.59</td>
<td>0.18µm</td>
</tr>
<tr>
<td>[8]</td>
<td>1.5-8.1</td>
<td>3.4-6</td>
<td>11.8</td>
<td>&lt; -9</td>
<td>+14.1</td>
<td>+23</td>
<td>2.62</td>
<td>1.3</td>
<td>0.58</td>
<td>0.13µm</td>
</tr>
<tr>
<td>[2]</td>
<td>0.8-2.1</td>
<td>2.25-2.4</td>
<td>14.5 2)</td>
<td>&lt; -8.5</td>
<td>+16</td>
<td>-</td>
<td>17.4</td>
<td>1.5</td>
<td>0.65</td>
<td>0.13µm</td>
</tr>
</tbody>
</table>

1) 3 dB BW except this work and [4]  2) AV  3) Active area

Table 3 Device Dimension

| M1 | (7.02µm/0.18µm)x5 | C1, C2 | 3pF |
| M2 | (7.02µm/0.18µm)x20 | C1, C2 | 15pF |
| M3 | (7.02µm/0.18µm)x33 | L1 | 2nH |
| M4 | (7.02µm/0.18µm)x20 | Lin | 0.7nH |
| R1 | 200Ω | L1 | 0.9nH |
| Rl | 80Ω | Lnew | 0.22nH |

References


Rana Mirzalou was born in Khoy, Iran in 1984. She received the B.Sc. degree from Tabriz University, Tabriz, Iran, in 2007, and the M.Sc. degrees from Islamic Azad University Science and Research branch, in Tehran, Iran, in 2011, both in electrical engineering. Her research interests include RF-communication circuits and analog electronics circuits design.

Abdolreza Nabavi received the B.Sc. and MSc. degrees in Electrical Eng. from Tehran University, Tehran, Iran, in 1985 and 1987, respectively, and the Ph.D. degree in Electrical Engineering from McGill University, in Canada in 1993. Since 1993, he has been with the Faculty of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran. His research interests are in RFIC design with emphasis on Ultra Wideband and mm-Wave Systems, and Low-Power Analog and Digital Integrated Circuits.
Ghafar Darvish was born in Chalus, Iran, in 1976. He received the B.Sc. degree from Sharif University of Technology, Tehran, Iran, in 1997 and the M.Sc. degree from Tehran University, Tehran, Iran, in 2000, both in Electrical engineering, and the Ph.D. degree in electronics from the Islamic Azad University, Sciences and Research Branch, Tehran, Iran, in 2008. From 2000 to 2005, he was a Research Staff Member with Electronic Components Industries, Tehran, Iran. He is currently an Assistant Professor of Electronics with the Department of Electrical Engineering, Islamic Azad University, Sciences and Research Branch, Tehran. His current research interests are the semiconductor optoelectronic devices, the modeling and simulation of optoelectronic devices, and tunable semiconductor lasers.