A New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer

M. Piry*, M. Khanjanimofa* and P. Amiri* (C.A.)

Abstract: Class-AB circuits, which are capable of dealing with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB Flipped Voltage Follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in literature. It is thus suitable for low-voltage and low-power stages requiring low bias currents. These buffers have been simulated using 0.5 µm CMOS Technology models provided by IBM. The buffer consumes 16 µA from a 0.9 V supply and has a bandwidth of 52 MHz with an 18 pF load. It has a slew rate of 10.3 V/µs and power consumption of 36 µw.

Keywords: Class-AB Circuits, CMOS Integrated Circuits, Flipped Voltage Follower, High Slew Rate Buffers, Level Shifting Techniques.

1 Introduction

Voltage follower which is here denoted as VF, are widely used as output stages of opamps or in standalone configuration for signal conditioning, to accurately force an input voltage to an output load with both high input and low output impedance [1]. The conventional configuration of a VF is the voltage follower shown in Fig. 1-a. It has an output impedance of \( R_{out} = \frac{1}{g_m} \) (\(~2 \text{kΩ}\)) [2] and positive slew rate \( SR = \frac{I_D}{C_L} \). Notation \( C_L \) is the load capacitance, \( I_D \), the drain current of transistor M2 and \( g_m \), the small signal transconductance. This VF is biased on the source side with a constant current source (M2) which ideally keeps a constant gate-to-source voltage in M1. This causes output voltage variations to follow the input voltage with a gate to source DC level shift. In practice this VF suffers from some problems like, not enough low output impedance, dependence of drain current of M1 on \( I_{out} \) and nonsymmetrical slew rate.

The FVF [3] shown in Fig. 1-b is an improvement to a conventional VF. The FVF has a constant current through transistor M1, independent on the output current. Because of the shunt feedback [4], the output impedance is decreased to:

\[
R_{out} = \frac{1}{\frac{1}{r_{\alpha}} + g_m(1+r_mg_m)} \approx \frac{1}{g_m^2r_o}
\]

It is much smaller than \( R_{out} \) of conventional VF. The voltage gain is almost unity:

\[
\frac{V_o}{V_i} = \frac{r_o g_m}{r_o g_m + g_{m2}} + 1
\]

This is bigger than the voltage gain of conventional VF. The circuit in Fig. 1-b is able to source a large current but its sinking capability is limited by the drain current of M3.

To overcome this problem, circuit in Fig. 1-c [5-7] is used. Under quiescent conditions, every transistor is in saturation region and no current is delivered to the load. Neglecting second order effects, transistor M4 copies the drain current of transistor M1. Therefore the total current taken from the supply voltage is \( 2I_b \) (\( = 2I_{D3} \)) which increases the power consumption of the circuit.

In this paper a very simple, low-voltage class-AB structure is proposed which is able to take current from supply sources only when the load requires it, so the power consumption decreases, and the slew rate increases, thus it can be used in low-voltage and low-power amplifiers as a level shifter [8].

The proposed structure has been simulated using the models of the IBM CMOS 0.5 µm technology, in order to compare its performance with the other buffers in terms of settling time, bandwidth, output impedance, power consumption and total harmonic distortion.
2 A New Class-AB Unity Gain Buffer

The new unity-gain buffer in Fig. 2 is able to source and sink a maximum current which is larger than its quiescent current, as it will be shown next.

When the input signal $V_{in}$ increases, with respect to the output voltage $V_{out}$, the source-to-gate voltage of transistor M1 tends to decrease. As transistor M1 is biased by the current source M3, its drain-to-source voltage rises, forcing a large current through transistor M2, and leading the transistor M4 into the cut-off region. In this operation regime the output current is $I_{D2}$, $I_{D4}$, and the output impedance is given by:

$$R_{out} = \frac{1}{r_{os} + g_m (1 + r_v g_m)} \quad (3)$$

When the input signal decreases, the source-to-gate voltage of transistor M1 tends to increase and this transistor tends to the ohmic region. As the current through transistor M1 is fixed by M3, its source-to-drain voltage decreases, leading the transistor M2 into the cut-off region and transistor M4 into the saturation region. In this operation regime the current which is sinking equals to $I_{D2} + I_{D4}$, and the output impedance is approximately given by:

$$R_{out} = \frac{1}{r_{os} + g_m (1 + r_v g_m)} \quad (4)$$

Thus transistor M4 sinks current only when the input signal decreases, so the current taken from the supply voltage in quiescent conditions is lower than FVF in Fig. 1-b.

In quiescent conditions, the gate-to-source voltage of transistor M4 is given by:

$$V_{GS4} = V_{DD} - V_{SG2} - V_{SS} = V_{DD} - \frac{I_{D2}}{k_2} - V_{shy} - V_{SS} \quad (5)$$

In Eq. (5), $k_2 = \frac{\mu C_{ox} W}{L}$. To keep the drain current of transistor M4 near zero, its gate-to-source voltage should be near the threshold voltage of transistor M4. Thus the Eq. (5) is given by:

$$V_{DD} - V_{SS} = V_{shy} + \left[\frac{I_{D2}}{k_2} + |V_{shy}| - V_t \right] \quad (6)$$

To decrease the required supply voltage, a DC level shifter shown in Fig. 3-a is used. In this circuit the Eq. (6) is given by:

$$V_{DD} - V_{SS} = V_{shy} + \left[\frac{I_{D2}}{k_2} + |V_{shy}| - V_t \right] \quad (7)$$

One basic implementation of this DC level shifter is shown in Fig. 3-b, in which $V_L$ is the source-to-gate voltage of transistor M5. The minimum voltage required to keep M1 in saturation is given by:

$$V_i \geq V_{g2} - |V_{shy}| \quad (8)$$

To keep M4 in saturation region, condition (9) should be satisfied:

$$V_i \geq V_{g2} + V_L - V_{SG2} - V_{shy} \quad (9)$$

From Eqs. (8) and (9), we conclude that decreasing the input signal leads the transistor M1 into the ohmic region before the transistor M4.

If the input signal is a square wave, in the falling edge, the gate voltage of transistor M2 increases, this voltage is shifted to a higher value by transistor M5 and leads transistor M6 into the cut-off region. Fig. 4-a shows the variations of gate voltages of transistors M2 and M4. In Fig. 4-a a limitation can be observed as the gate voltage of transistor M4 cannot exactly follow the variations of gate voltage of transistor M2. Thus the maximum drain current of transistor M4 is limited, so the negative slew rate decreases.

A better technique for implementation of this floating voltage source is discussed in [9], shown in Fig. 3-c. In quiescent conditions, the gate voltage of transistor M4 is equal to $V_c$ and the voltage across capacitor C is equal to $V_c - V_{g2} = V_L$. Since the capacitor C and the resistor R form a high pass circuit with a
corner frequency  \( f_{3dB,\text{low}} = \frac{1}{2\pi RC} \), in order to set the lower 3 dB frequency as low as possible, resistor R should have extremely large values. Since typical values of integrated capacitors are in the pF range, to set \( f_{3dB,\text{low}} < 100\text{Hz} \), R should be larger than 1 GΩ. Such a large resistor would have large area and parasitic capacitance that would limit the bandwidth of the amplifier. Efficient implementation of such a large resistor is discussed in [10], shown in Fig. 3-d. In this circuit, under dynamic conditions, only one of the transistors M5 and M6 are on, and the other is in cut-off region. So the equivalent resistance of the series combination of these transistors is very large. Under quiescent conditions the control voltages \( V_{b2} \) and \( V_{b3} \) keep M5 and M6 in sub-threshold region to have a very large effective resistance.

In the circuit of Fig. 3-d, the gate voltage variations of transistor M4 follow the gate voltage variations of transistors M2 exactly, as can be observed in Fig. 4-b. Thus this circuit overcomes the limitation mentioned before, and the negative slew rate is improved.

If we use the circuit in Fig. 3-d and its P-channel structure like the configuration shown in Fig. 5, although the power consumption increases, the slew rate improves, because the right circuit has the capability of sourcing large currents and the left one has the capability of sinking large currents, also transistors M4 and M10 improve the capability of sinking and sourcing current of right and left circuits respectively.

3 Simulation Results

The structures of proposed buffers (Fig. 3-d) and Fig. 5) and class-AB FVF [7] (Fig. 1-c) were simulated for comparison with \( V_{\text{DD}} = 0.45 \text{V}, V_{\text{SS}} = -0.45 \text{V} \) and \( C_L = 18 \text{pF} \). For simulations 0.5 µm CMOS technology parameters provided by IBM (technology: SIGE05) were used that have nominal NMOS and PMOS threshold voltages \( V_{\text{thN}} = 0.67 \text{V} \) and \( |V_{\text{thP}}| = 0.5 \text{V} \) respectively. The biasing current source is equal to 20 µA. All the devices used have 0.6 µm length. The sizes of transistors are reported in Table 1.

![Fig. 2 Basic implementation of proposed circuit.](image)

![Fig. 3 Proposed circuit: (a) improved by level shifter. (b) DC level shifter implemented by transistor. (c) DC level shifter based on [10]. (d) large resistor implemented by transistor based on [10].](image)
Fig. 4 Gate voltage variations of transistors M2 (continuous line) and M4 (dotted line): (a) circuit 3(b). (b) circuit 3(d).

Fig. 5 Improved voltage buffer.

In Fig. 10 the simulated output current for a 1 MHz, 200 mV square input signal is presented. The represented current is the one going through the load capacitor. It can be seen that the maximum current drained from load capacitor is 304, 251 and 217 µA and the maximum current sourced to the load capacitor is 550, 65 and 140 µA. It can be seen why the slew rate in the circuit of Fig. 5 is improved.

Fig. 11 shows the gain versus input voltage. It can be observed that the gain of second proposed circuit is constant in the larger input voltage range than the circuit of Fig. 1-c.

<table>
<thead>
<tr>
<th>MOS Width (µm)</th>
<th>Fig. 5</th>
<th>Fig. 3-d</th>
<th>Fig. 1-c</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.6</td>
<td>M5,M6,M11,M12</td>
<td>M5,M6</td>
<td>-</td>
</tr>
<tr>
<td>4</td>
<td>M3,M7</td>
<td>M3</td>
<td>M3</td>
</tr>
<tr>
<td>6</td>
<td>M4</td>
<td>M4</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>M2</td>
<td>M2</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>M1,M9,M8</td>
<td>M1</td>
<td>M1,M14</td>
</tr>
<tr>
<td>17</td>
<td>-</td>
<td>-</td>
<td>M2</td>
</tr>
<tr>
<td>70</td>
<td>M10</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 1 Sizes of transistors.

Piry et al.: A New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Fig. 6 Step response of three buffers.

Fig. 7 Frequency response of buffers.

Fig. 8 Output impedance of buffers.

Fig. 9 Output of the buffers with 0.2 VPP 1 MHz input.

Fig. 10 Simulated output current with a 1 MHz 200 mVpp square input signal.

Fig. 11 DC gain of buffers vs. input voltage.

Note that the proposed buffers are rather stable under temperature variations: varying the temperature from -50 °C to 120 °C, the low-frequency gain varies by 0.1 dB for the second proposed circuit and varies by 0.01 dB for the first proposed circuit and class-AB FVF. The bandwidth is reduced from 77 MHz to 33 MHz and 68 MHz to 17 MHz for the second and the first proposed circuit respectively. While the bandwidth of class-AB FVF is reduced from 91 MHz to 27 MHz.

Since VLSI technology makes it possible to have mixed-signal circuits on a single die where digital circuits are integrated with analog blocks [11] and as the CMOS technology scales down [12, 13], noise analysis is critical subject for proposed circuits that will be performed in future.

4 Comparison of Buffers

Table 2 presents a comparison of buffers in terms of bandwidth, static power consumption, positive and negative slew rate, output impedance, voltage gain, THD, HD2, HD3, and FOM. Note that FOM is equal to (slew rate*CL)/Power.

It can be seen that, although the power consumption in circuit of Fig. 5 is equal to the circuit of Fig. 1-c, the slew rate is highly improved. If we use circuit of Fig. 1-c in complimentary configuration like circuit of Fig. 5, although the slew rate enhances, the power consumption...
increases to 72 µW, which is 30 µW larger than power consumption of circuit Fig. 5. Note that since in these circuits, transistors are operation in strong inversion they are not capable to operate under ultra-low-power application [13]. The bandwidth of second proposed circuit is larger than other buffer configurations presented in literature except the buffer Fig. 1-c. Thus it can be used in high frequencies. Also it can be seen that the second proposed circuit has the largest FOM among Fig. 3-d and Fig. 1-c.

5 Conclusion

A new class-AB unity-gain buffer based on the Flipped Voltage Follower (FVF) has been proposed. This circuit can be operated at a low voltage and low power. With respect to other class-AB stages based on the FVF topology, it has superior slew rate with low power consumption. This novel buffer has also low output impedance. The characteristics of the proposed circuit were validated by simulations.

Table 2 Comparison of buffers.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Technology</th>
<th>Voltage Supply</th>
<th>I₀ (µA)</th>
<th>P (µW)</th>
<th>BW</th>
<th>SR⁺ (V/µs)</th>
<th>SR⁻ (V/µs)</th>
<th>FOM</th>
<th>Rout (Ω)</th>
<th>Gain (dB)</th>
<th>THD</th>
<th>HD₂ (dB)</th>
<th>HD₃ (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fig. 5</td>
<td>Second proposed circuit</td>
<td>0.5 µm</td>
<td>0.9 V</td>
<td>16</td>
<td>36</td>
<td>76 MHz C_L=10 pF</td>
<td>10.3</td>
<td>10.3</td>
<td>0.28</td>
<td>210</td>
<td>-0.35</td>
<td>-50 dB 200 mVpp 1 MHz</td>
<td>53</td>
</tr>
<tr>
<td>Fig. 3-d</td>
<td>First proposed circuit</td>
<td>0.5 µm</td>
<td>0.9 V</td>
<td>16</td>
<td>18</td>
<td>68 MHz C_L=10 pF</td>
<td>2.7</td>
<td>5.4</td>
<td>0.23</td>
<td>489</td>
<td>-0.2</td>
<td>-45 dB 200 mVpp 1 MHz</td>
<td>45</td>
</tr>
<tr>
<td>Fig. 1-c</td>
<td>Class-AB [7]</td>
<td>0.5 µm</td>
<td>1.5 V</td>
<td>20</td>
<td>36</td>
<td>87 MHz C_L=10 pF</td>
<td>6.1</td>
<td>6.1</td>
<td>0.17</td>
<td>220</td>
<td>-0.2</td>
<td>-55 dB 200 mVpp 1 MHz</td>
<td>56</td>
</tr>
<tr>
<td>Buffer [1]</td>
<td>0.5 µm</td>
<td>16</td>
<td>36</td>
<td>160 MHz C_L=2 pF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>760</td>
<td>-0.4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>FVF [3]</td>
<td>0.5 µm</td>
<td>16</td>
<td>36</td>
<td>30 MHz C_L=2 pF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>540</td>
<td>-0.6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>SDP [5]</td>
<td>0.5 µm</td>
<td>16</td>
<td>36</td>
<td>11 MHz C_L=10 pF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>2K</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>DFVF [5]</td>
<td>0.5 µm</td>
<td>16</td>
<td>36</td>
<td>70 MHz C_L=10 pF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>CASDPEVF [5]</td>
<td>0.5 µm</td>
<td>16</td>
<td>36</td>
<td>70 MHz C_L=10 pF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0.5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

References


Milad Piry was born in 1990 in Tehran. He received the electrical engineering in 2013 from Shahid Rajaee Teacher Training University (SRTTU Tehran, Iran). He is currently pursuing his education to get MS. degree in Sharif University of Technology in Microelectronics. His research interest is to design low-voltage and low-power analog integrated circuits, especially the design of operational amplifiers.

Mona Khanjanimoaf was born in 1991 in Bandar-e Anzali. She received the electrical engineering in 2013 from Shahid Rajaee Teacher Training University (SRTTU Tehran, Iran). Her research interest is to design Analog integrated circuit, especially the design of low-voltage and low-power circuits.

Parviz Amiri was born in 1970, received B.S degree from University of Mazandaran in 1994, M.S from Khajeh Nasir Toosi University (KNTU Tehran, Iran) in 1997, and his Ph.D. from University of Tarbiat Modares (TMU Tehran, Iran) (2010), all degrees in electrical engineering (electronic). His main research interest include electronic circuit design in industries. His primary research interest is RF and power circuit design. He is currently with the department of electrical engineering Shahid Rajaee Teacher Training University in Tehran, Iran.