An Ultra High CMRR Low Voltage Low Power Fully Differential Current Operational Amplifier (COA)

A. Roohavar* and S. J. Azhari*(C.A.)

Abstract: this paper presents a novel Fully Differential (FD) ultra high Common Mode Rejection Ratio (CMRR) Current Operational Amplifier (COA) with very low input impedance. Its FD structure that attenuates common mode signals over all stages grants ultra high CMRR and Power Supply Rejection Ratio (PSRR) that makes it suitable for mixed mode and accurate applications. Its performance is verified by HSPICE simulations using TSMC 0.18 µm CMOS technology and ±0.75 V supply voltage that indicate such outstanding results of 81.1 dB gain, 298 MHz gain-bandwidth product, 64° phase margin, 28.2 mΩ input impedance, 159 dB CMRR and PSRR+/PSRR- of 174 dB/163 dB all at low power consumption of 0.302 mW. To study the robustness of the COA against technology and get such results close to measurement, Monte Carlo analysis is applied on both pre- layout and post layout simulations of the design. The results are as; 73.29 dB and 2.07 MHz, 1.92 Ω, and150.35 dB for A, magnitude and bandwidth, R, and CMRR, respectively, in pre-layout case while change to; 66.58 dB and 1.44 MHz, 11.07 Ω, and 147.10 dB, for the same arrange, in post layout case. These measurement-like results thus, prove excellent practical performance of the proposed COA.

Keywords: Current Mode, High CMRR COA, Low Voltage.

1 Introduction
In recent years, the needs of low-voltage low power design of analog integrated circuits have gained increasing attention [1-4]. The main reasons are down-scaling of CMOS technology into submicron, increasing number of electronic devices on a single chip, world energy problems, serious environmental issues, expanding battery life in either portable or biomedical body implanted appliances such as mobile phone, hearing aid, etc. Under such restrictions, current-mode signal processing emerges as a promising solution since it can operate with a supply voltage of few hundred milli-volts larger than the threshold voltage of a MOS transistor [5]. Current signal swing is not limited by supply voltage hence current mode circuits can work effectively under reduced supply voltages [6-7]. Other potential advantages of current mode signal processing such as wider bandwidth, simpler circuitry, wider dynamic range and the likes have led to rapid implementation and development of such current-mode active elements as current conveyor, Current Differencing Buffered Amplifier (CDBA), Current Buffer (CB) and COA [8-18].

COAs are found in two main structures:1) Single input differential output structure which is the adjoint block of conventional differential input single output VOA and 2) FD structure (differential input differential output) which is the adjoint block of conventional differential input differential output VOA [17]. Fully differential structure offers many advantages over the single input differential output one. It provides inherent immunity to common mode signals, clock feed through, interferences and other types of common mode disturbances, wider dynamic range and the like [19]. It also has further flexibility and can be employed as a single input differential output COA if needed. A FD COA has to fulfill such requirements as very low input impedance, high common mode rejection ratio (CMRR), high power supply rejection ratio (PSRR), high current gain and high frequency response. Low voltage and low power consumption are also strongly demanded due to above mentioned reasons.

Although there are some fully differential COAs reported in literature [14-18], unfavorably none of those have shown the required performance. For example the COAs of [14-15], and [18] have high power consumption. Furthermore the COA of [16] has high supply voltage and poor CMRR. The large voltage COA...
of [16] has rather high input impedance. The COA of [17] owns the low \( f_t \) of 28 MHz.

In this paper we present a novel low voltage low power FD COA which exhibits very low input impedance, ultra high CMRR and PSRR. Thanks to the fully differential current buffer have been reported in [20] that provides the proposed COA with very low input impedance despite adopted low bias current. Meanwhile its very simple structure brings up a high unity gain bandwidth and low power consumption. Moreover FD structure and attenuating common mode signals at the input, gain and output stages results in the highest yet reported CMRR and strong immunity against supply voltage noises and disturbances. The organization of this paper is as follows: In section 2, the proposed FD COA is presented. Section 3 includes the simulation results of the proposed COA. Finally section 4 concludes the paper.

2 The Proposed COA Structure and Performance

A general fully differential COA is composed of three main blocks: input stage (current buffer), high current gain stage and output stage. In [14-16] input stage is class A type. Although class A input stage, enjoys simple structure, but it suffers from large consumed power and low dynamic range. Whereas class AB type input stage is more beneficial as input stage of COA since its input current can be several times larger than the bias current of transistors while consumes very low power. The conventional class AB input stage is shown in Fig. 1. It is composed of input transistors \( M_1-M_2 \) which are biased with \( M_{b1}-M_{b2} \) and current sources \( B_1 \). Input currents are transferred to the output node by the pair of current mirrors of \( M_3-M_4 \) transistors and \( M_5-M_6 \) ones. The class AB input stage of Fig. 2 can handle currents several times larger than its bias current which is low enough to guarantee low consumed power. Unfavorably, it has high input impedance which makes it unsuitable for current mode circuits and high frequency applications. Its input impedance is given by Eq. (1) that can be very large especially for low bias currents of class AB.

\[
R_{in} = \left( g_{m1} + g_{m2} \right)^{-1} \tag{2}
\]

where \( g_{m1} \) is the transconductance of the related transistor.

Favorably input impedance of Fig. 1 can be greatly reduced by employing a source grounded transistors \( M_2 \) and \( M_6 \) as is shown in Fig. 2 [20].
The input transistors of the current buffer, $M_1$, and $M_2$, are connected to source grounded transistors $M_3$ and $M_4$. Thus the inputs of the current buffer become virtually grounded which means an ideally zero input impedance resulting in very low input impedance given by:

$$ R_{in} = \frac{1}{g_{m1,5}} \cdot \frac{1}{g_{m2,6}} $$  \hspace{1cm} (3)

where $g_{m1,5}$ and $g_{m2,6}$ are mutual transconductance of related transistors and can be maintained as much to satisfy the required input impedance.

The complete schematic of the proposed COA including input stage, gain stage, output stage and compensation network is shown in Fig. 3. The output currents of input stage are converted to voltage at nodes A and B and then are converted back to current by gain stage which is a differential amplifier composed of transistors M15-M16 and a high output impedance tail current source of $I_{tail}$. As an excellent plan, the high output impedance current source proposed in [22] and shown in Fig. 4, is used at the gain stage in order to both attenuate common mode signals and widen the dynamic range of the COA which both are mandatory for high CMRR feature. The gain stage should have large bias current to provide high current gain. Such a large bias current directly enters to the output stage and results in a significant increase in the total power consumption. To avoid, the technique used in [23] is deliberately modified in the gain stage. This is another brilliant arrangement to save the power in the proposed COA. Deliberately, $I_{S1}$ and $I_{S2}$ which are some fraction of $I_{tail}/2$ absorb some portion of bias current of gain stage and reduce the bias current of output stage. Therefore bias current of gain stage can be set to an arbitrary value to provide the required gain meanwhile total power consumption can be simply reduced by reducing bias current of output stage. The output current of gain stage is transferred to the output node by simple current mirrors of $M15-M26$ as is shown in Fig. 3. To make the output stage a deserving partner in increasing the CMRR of the proposed COA, another effective technique is devised.

That is cross coupled connection of the PMOS and NMOS current mirrors joining to so many excellent plans used to remarkably enhance the performance of the proposed COA. Thanks to this last plan of cross coupled connection that is such arranged to cancel the remained common mode signals at the output node by subtracting them from each other meanwhile introduces an intrinsic amplification of two for differential signals. This elaborately composed structure grants the overall COA a very high CMRR. Frequency compensation of the overall COA can be done by inserting Miller capacitors and nullifying resistors between nodes A-A’ and B-B’ as is shown in Fig. 3. The overall small signal gain and CMRR of the proposed COA is found as:

$$ A_{id} = \frac{i_{od}}{i_{id}} = (1 + \lambda_{1} + \lambda_{2} \frac{g_{m11,13}}{g_{m2,6}}) \times \frac{1}{[r_{o14}]^{x}g_{m15}^{x}} (\lambda_{3} + \lambda_{3} \times \lambda_{4}) $$  \hspace{1cm} (4)

$$ A_{ic} = \frac{V_{oc}}{V_{ic}} = (1 + \lambda_{1} \frac{g_{m11,13}}{g_{m2,6}}) \times \frac{1}{[r_{o14}]^{x}g_{m15}^{x}} (\lambda_{3} - \lambda_{3} \times \lambda_{4}) $$  \hspace{1cm} (5)

$$ CMRR = \frac{A_{id}}{A_{ic}} = (1 + \lambda_{2} \frac{g_{m11,13}}{g_{m2,6}}) \times \frac{1}{[r_{o14}]^{x}g_{m15}^{x}} (\lambda_{3} \times \lambda_{3} \times \lambda_{4}) $$  \hspace{1cm} (6)

where $\lambda_1$ and $\lambda_2$ are the current gain of M3, M12 and M7, M8 current mirrors respectively. RSS is the output impedance of IB4 current source, $\lambda_3$ and $\lambda_4$ are the current gain of M17-M19 and M25-M26 current mirrors respectively.

3 COA Simulation Results

The proposed fully differential COA of Fig. 3 is designed using 0.18 µm TSMC CMOS technology parameters and simulated with HSPICE utilizing supply voltage of ±0.75 V. To achieve the best overall values for most important parameters of the proposed COA, the aspect ratios of transistors are selected as are given in Table 1 regarding the performance relations of (1)- (6).
The selected element values and bias currents are as: $I_{B1}=I_{B4}=20 \mu A$, $I_{B2}=I_{B3}=6 \mu A$, $I_{S1}=I_{S2}=4 \mu A$, $R_c=0.3 \text{k}\Omega$, $C_{c1}=0.02 \text{pF}$. Real current sources are implemented as simple current mirrors and the value of $R_L$ is selected as $1 \text{k}\Omega$.

The $A_{id}$ frequency performance of the proposed COA is shown in Fig. 5 with an open loop gain of 81.1 dB. Its unity gain frequency is found to be 298 MHz, at which the phase margin is $64^\circ (-116^\circ)$. The CMRR and PSRR behaviors of the proposed COA are illustrated in Fig. 6. It shows a CMRR of 159 dB that reaches to zero dB at high frequency of 552 MHz. Moreover due to its fully differential nature, the proposed COA has high Power Supply Rejection Ratio (PSRR) as is also shown in Fig. 6.

The simulated positive and negative PSRR are 174 dB and 163 dB respectively which shows the high ability of the proposed COA in rejecting supply noises and makes the proposed COA an excellent candidate for mixed mode applications. To investigate the robustness of the proposed COA against process non-idealities and to obtain such results close to measurement as is generally believed, pre-layout and post layout both with Monte Carlo simulations are performed. Monte Carlo simulations are carried out by considering Gaussian distributed 2% mismatches on related parameters of all transistors in 30 runs with 3σ standard deviation. The results of pre-layout cases (plus Monte Carlo) are shown in Figures 7-10 for CMRR, $A_i$ magnitude and bandwidth, and $R_i$ as: 150.36 dB, 73.29 dB and 2.607 MHz, and 1.92 Ω, respectively. These results for post layout cases (plus Monte Carlo) are verified as: 147.10 dB, 66.58 dB and 1.44 MHz, and 11.07 Ω by figures 11-14 with the same order. Monte Carlo simulation results prove well robust performance of the proposed COA against mismatches.

The simulation results show that the proposed COA consumes the total power ($P_d$) of 302 µW at pre-layout (311 µW at post layout). Fig. 15 shows the layout of the proposed amplifier with dimensions of (35 µm×58 µm).

To reduce the cross chip gradients towards the performance improvement of the differential pairs the layout of that part is performed using common-centroids technique. Important parameters of the proposed COA (all types of; simulation, pre-layout plus Monte Carlo and post layout plus Monte Carlo) are compared with those (only simulations) of some other so far reported fully differential COAs in Table 2. For a fair comparison the figure of merit (FOM) defined as (6) is also included in Table 2. Favorably, it proves the distinguished superiority of the proposed COA over all others (larger than others from 93 dB to 276 dB).

$$FOM = \frac{R_{int}(\Omega) \times A_i \times CMRR \times f_1(MHz)}{V_{DD}(V) \times R_{in}(\Omega) \times P_d(mW)}$$

Fig. 5 $A_i$ magnitude and phase frequency performance.

Fig. 6 CMRR and PSRR frequency performance.

Fig. 7 Statistical distribution of CMRR (dB) in presence of mismatches.

Fig. 8 Statistical distribution of $A_{id}$ (dB) in presence of mismatches.
Table 2 Comparison between the proposed COA and other related works.

<table>
<thead>
<tr>
<th>Performance Specifications</th>
<th>$R_i$ (Ω)</th>
<th>$R_o$ (MΩ)</th>
<th>$A_i$ Value (dB)</th>
<th>$f_{3dB}$ MHz</th>
<th>Phase margin Degree</th>
<th>$f_T$ MHz</th>
<th>CMRR (dB)</th>
<th>$V_{SUP}$ (V)</th>
<th>$P_d$ (mW)</th>
<th>$FOM$ (dB)</th>
<th>Technology CMOS (µm)</th>
<th>Type of Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>[14]</td>
<td>28</td>
<td>7.8</td>
<td>72.07</td>
<td>52</td>
<td>28</td>
<td>127</td>
<td>2.5</td>
<td>0.675</td>
<td>460</td>
<td>0.25</td>
<td>Post-Layout</td>
<td></td>
</tr>
<tr>
<td>[16]</td>
<td>120</td>
<td>30</td>
<td>NA</td>
<td>60</td>
<td>NA</td>
<td>NA</td>
<td>3</td>
<td>0.66</td>
<td>417</td>
<td>0.35</td>
<td>Simulation</td>
<td></td>
</tr>
<tr>
<td>[18]</td>
<td>123</td>
<td>14</td>
<td>107</td>
<td>62</td>
<td>102</td>
<td>113</td>
<td>3</td>
<td>1.15</td>
<td>530</td>
<td>0.35</td>
<td>Simulation</td>
<td></td>
</tr>
<tr>
<td>[24]</td>
<td>NA</td>
<td>NA</td>
<td>70 100Hº</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>105</td>
<td>0.6</td>
<td>0.01</td>
<td>NA</td>
<td>Simulation</td>
<td></td>
</tr>
<tr>
<td>[25]</td>
<td>13</td>
<td>89</td>
<td>89 6.9</td>
<td>89</td>
<td>276</td>
<td>137</td>
<td>1.5</td>
<td>1.37</td>
<td>174</td>
<td>0.18</td>
<td>Pre-L* + MC*</td>
<td></td>
</tr>
<tr>
<td>Proposed Work</td>
<td>0.028</td>
<td>0.105</td>
<td>81.1</td>
<td>6.9</td>
<td>131</td>
<td>147.19</td>
<td>1.5</td>
<td>0.311</td>
<td>532</td>
<td>0.18</td>
<td>Post-Layout + Monte Carlo</td>
<td></td>
</tr>
</tbody>
</table>

*=Layout, ª=Monte Carlo, º=Hertz
4 Conclusion

In this work, a novel FD high CMRR COA with very low input impedance and high frequency operation is proposed and full simulation types of results included pre-layout, post layout and Monte Carlo are performed. Due to deliberate design yet the simple circuitry of the proposed COA, higher than 81.1 dB current gain and ultra-high CMRR of 159 dB are obtained with only 302 µW power supply. It also offers very low input impedance and very high FOM.

Acknowledgement

The authors would like to greatly thank Mrs. Leila Safari, the PhD graduate of this school, for her valuable contribution at the beginning of this work.

References


Arash Roohavar [S2011] received the B.Sc. degree in 2011 from Urmia University, Iran, and the M.Sc. degree from Iran University of Science and Technology, Narmak, Tehran, both in electronic engineering.

Seyed Javad Azhari [S1987, M1990] received the B.Sc. degree in electronic engineering from Iran University of Science and Technology (IUST), Narmak, Tehran, the M.Sc. degree in electronic instrumentation and measurement from Victoria University of Manchester, U.K., and the Ph.D. degree in electronics from UMIST, U.K., in 1975, 1986, and 1990, respectively. He joined IUST as a Teaching and Research Assistant in 1975. He is the founder of Electronic Research Center (ERC) of IUST. Currently, he is an Associate Professor in electronic engineering (since 2001) working in Electrical Engineering Faculty and Electronic Research Center of IUST. He is interested in circuit and system design especially in current-mode field, electronic instrumentation and measurement, semiconductor devices and sensor technology. He is author of more than ten textbooks in electronics, author or coauthor of about fifty papers, and designer or co-designer of many electronic instruments. Dr. Azhari is a Member of the Iran Electrical Engineering Society. He was the recipient of the O.R.S Award (U.K.) during 1987-1990.