Single DV-DXCCII Based Voltage Controlled First Order All-Pass Filter with Inverting and Non-Inverting Responses

B. Chaturvedi* and J. Mohan*(C.A.)

Abstract: In this paper, a new voltage controlled first order all-pass filter is presented. The proposed circuit employs a single Differential Voltage Dual-X second generation Current Conveyor (DV-DXCCII), a NMOS (n-type Metal Oxide Semiconductor) transistor operated in the triode region as an active resistor and a grounded capacitor. The proposed all-pass filter provides both inverting and non inverting voltage-mode outputs simultaneously from the same configuration without any matching constraint. Non-ideal analysis along with sensitivity analysis is investigated. The proposed circuit has low active and passive sensitivities. The Monte Carlo analysis is also done for showing good sensitivity performances of the proposed circuit. In addition, to utilize the feature of cascadability, an application of higher order filter is also given. Moreover, the use of grounded capacitor makes the proposed circuit particularly attractive for Integrated Circuit (IC) implementation point of view. The theoretical results are validated through PSPICE simulations with TSMC 0.18 µm Complementary Metal Oxide Semiconductor (CMOS) process parameters.

Keywords: All-Pass Filter, Dual-X Current Conveyor, First Order, Voltage-Mode.

1 Introduction

All-pass filters are widely used to shift the phase of the signal while keeping its amplitude constant over the desired frequency range. Thus all-pass filters can correct the undesired change in phase during analog filtering operations. The literature survey shows that several first-order all-pass filter (APF) circuits using different types of active building blocks such as second generation current-controlled current conveyor (CCII) [1], differential voltage current conveyor (DVCC) [2-4, 7, 8, 10], inverting voltage buffer (IVB) [9], operational transconductance amplifier (OTA) [5, 6, 8, 11], second generation current conveyor (CCII) [13, 17, 25], third generation current conveyor (CCIII) [14], differential difference current conveyor (DDCC) [15, 29], dual-X second generation current conveyor (DXCCII) [19, 23], current conveyors (CC) [16], current differencing buffered amplifier (CDBA) [17], fully differential second generation current conveyor (FDCCII) [20, 30], universal voltage conveyor (UVC) [6, 22], voltage differencing inverting buffered amplifier (VDIBA) [24], Extra-X current controlled conveyor (EX-CCII) [26], differential difference dual-X second generation current conveyor (DD-DXCCII) [27], current controlled conveyor transconductance amplifier (CCCTA) [28] have been reported. A study of some recently published first-order voltage mode all-pass filters based on single active element is presented in this section [11-30]. The filter circuits presented in [11-20, 22, 23, 25, 29, 30] require more than one passive components to realize first-order APF and few of them also require matching condition [11-14, 17, 19, 22, 25, 29]. However, the circuits presented in [11, 15, 16, 18, 20, 23, 30] are based on one active element and two passive components. The reported circuits do not require any matching condition. In order to add the tunability in the existing circuits, a resistorless realization can be implemented by replacing the resistor with a MOSFET based voltage controlled resistor. Recently, the resistorless voltage mode first-order all-pass filter based on single active element was presented in [21, 24, 26-28]. However, the circuit presented in [24, 27, 28] employs floating capacitor. It is well known fact that a floating capacitor can be realized as double poly layer. However the grounded IC capacitors have less parasitics compared to floating counterparts, which is significant from the performance point of view [33]. Table 1 presents a comparison of some of the reported first order voltage-mode all-pass filter based on single active element.
Table 1 Comparison study of the existing single active element based voltage-mode all pass filter circuits with the proposed circuit.

<table>
<thead>
<tr>
<th>Ref. No.</th>
<th>Type of Used Active Element</th>
<th>Passive Components Count</th>
<th>Passive/Active Element Realization Shown</th>
<th>No Passive/Active Matching Constraints</th>
<th>Feature of Tunability</th>
<th>Feature of Grounded Capacitors used</th>
<th>Inverting and Non-Inverting All-Pass Responses, Simultaneously</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>OTA</td>
<td>2</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>12</td>
<td>CCII</td>
<td>5</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>13</td>
<td>CCII</td>
<td>3</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>14</td>
<td>CCIII</td>
<td>4</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>15</td>
<td>DDCC</td>
<td>2</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>16</td>
<td>CC</td>
<td>2</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>17</td>
<td>CCII</td>
<td>3</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>18</td>
<td>CDBA/CCDBA</td>
<td>2</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>19</td>
<td>DXCCII</td>
<td>4</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>20</td>
<td>FDCCII</td>
<td>2</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>21</td>
<td>VD-DIBA</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>22</td>
<td>UVC</td>
<td>3</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>23</td>
<td>DXCCII</td>
<td>2/3</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Not in all</td>
<td>No</td>
</tr>
<tr>
<td>24</td>
<td>VDIBA</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>25</td>
<td>CCII</td>
<td>3</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>26</td>
<td>EX-CCII</td>
<td>1</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>27</td>
<td>DD-DXCCII</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>28</td>
<td>CCCTA</td>
<td>1</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>29</td>
<td>DDCC</td>
<td>4</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>30</td>
<td>FDCCII</td>
<td>2</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Proposed</td>
<td>DV-DXCCII</td>
<td>1</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>


This paper presents a new voltage controlled first order all-pass filter (VC-APF) based on differential voltage dual-X second generation current conveyor (DV-DXCCII). The proposed circuit employs a single DV-DXCCII, a NMOS transistor operated in the triode region and a grounded capacitor. The proposed circuit provides both inverting and non-inverting all-pass responses simultaneously at two different terminals without any matching constraint. The feature of low output impedance at the one output terminal is also explored by realizing an nth order VC-APF. It can be noticed from the comparison Table 1 that none of the reported circuits realized a tunable first order voltage mode all-pass filter with both inverting and non-inverting all-pass responses simultaneously from the same circuit by employing a single active element, an active resistor and a grounded capacitor.

2 Proposed Circuit

DV-DXCCII is a six terminal analogue building block which is characterized by the following port relations

\[
\begin{bmatrix}
I_{Y1} \\
I_{Y2} \\
V_{X+} \\
V_{X-} \\
I_{Z+} \\
I_{Z-}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
1 & -1 & 0 & 0 \\
-1 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 0 & 0 & -1
\end{bmatrix}
\begin{bmatrix}
V_{Y1} \\
V_{Y2} \\
I_{X+} \\
I_{X-} \\
I_{Z+} \\
I_{Z-}
\end{bmatrix}
\]

(DV-DXCCII)combines the advantages of the DVCC [31] and DXCCII [32]. The symbol and the CMOS implementation of DV-DXCCII is shown in Fig. 1(a) and Fig. 1(b), respectively. The CMOS implementation of Fig. 1(b) comprises of DVCC (M_{35}-M_{34}) with unemployed Z-stages and DXCCII (M_{1}-M_{24}). In the CMOS implementation of DV-DXCCII, the X-terminal (gate of M_{30}) of DVCC drives the Y-terminal (gate of M_{1}) of the DXCCII.

The Z+ and Z- stages are realized from the drain of M_{11} and M_{16} transistors. The DV-DXCCII has two high impedance input terminals (Y1 and Y2), two low impedance terminals (X+ and X-) and two high impedance output terminals (Z+ and Z-).
The proposed voltage controlled first-order all-pass filter (VC-APF) is shown in Fig. 2. The proposed circuit consists of a single DV-DXCCII, an NMOS transistor biased in the triode region and a grounded capacitor. The proposed circuit is characterized by the following two transfer functions for inverting \( V_{\text{out}1} \) and non-inverting \( V_{\text{out}2} \) filter responses.

\[
\frac{V_{\text{out}1}}{V_{\text{in}}} = \left( \frac{sCR_{\text{MOS}} - 1}{sCR_{\text{MOS}} + 1} \right) \tag{2}
\]

\[
\frac{V_{\text{out}2}}{V_{\text{in}}} = \left( \frac{sCR_{\text{MOS}} - 1}{sCR_{\text{MOS}} + 1} \right) \tag{3}
\]

where, \( R_{\text{MOS}} \) is the resistance of the NMOS transistor in Fig. 2 and is given by

\[
R_{\text{MOS}} = \left[ \frac{\mu C_{\text{ox}} (W/L)}{V_T} \right] (V_G - V_T)^{-1} \tag{4}
\]

where, \( \mu \), \( C_{\text{ox}} \), \( V_T \), \( W \) and \( L \) are the surface mobility, oxide capacitance, threshold voltage, channel width and the channel length of NMOS.

The phase responses of the transfer functions (Eqs. (2) and (3)) are to be found as

\[
\phi_1 = -2 \tan^{-1}(sR_{\text{MOS}}C) \tag{5}
\]

\[
\phi_2 = 180^\circ - 2 \tan^{-1}(sR_{\text{MOS}}C) \tag{6}
\]

From Eq. (2) and Eq. (3), the pole frequency can be expressed as

\[
\omega_p = 1/R_{\text{MOS}}C \tag{7}
\]

From Eq. (7), it is evident that the pole frequency can be easily controlled by adjusting the gate voltage of the NMOS transistor.

3 Non-Ideal Analysis

Taking the non-idealities associated with the DV-DXCCII into account, the relationship of the terminal voltages and currents of the DV-DXCCII can be expressed as:

\[
\begin{bmatrix}
I_{Y_1} \\
I_{Y_2} \\
V_{Y_2} \\
I_{X+} \\
I_{Z+} \\
I_{X-} \\
I_{Z-}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 \\
\beta_1 & -\beta_2 & 0 & 0 \\
-\beta_3 & \beta_4 & 0 & 0 \\
0 & 0 & \alpha_1 & 0 \\
0 & 0 & 0 & -\alpha_2
\end{bmatrix}
\begin{bmatrix}
V_{Y_1} \\
V_{Y_2} \\
V_{X+} \\
V_{X-} \\
I_{X+} \\
I_{X-}
\end{bmatrix} \tag{8}
\]
where, $\beta_1$ and $\beta_2$ are the voltage transfer gains from the Y$_1$ terminal to the X+ terminal and Y$_2$ terminal to the X+ terminal, respectively, $\beta_3$ and $\beta_4$ are the voltage transfer gains from the Y$_1$ terminal to the X- terminal and Y$_2$ terminal to the X- terminal, respectively. $\alpha_1$ is the current transfer gain from the X+ terminal to the Z+ terminal and $\alpha_2$ is the current transfer gain from the X- terminal to the Z- terminal.

Using Eq. (8) ideal transfer functions of the proposed first order VC-APF will be modified as the following transfer functions.

$$
\frac{V_{\text{out}1}}{V_{in}} = \left( \frac{\beta_1 sCR_{\text{MOS}} - \alpha_2 \beta_4}{sCR_{\text{MOS}} + \alpha_2 \beta_4} \right)
$$

(9)

$$
\frac{V_{\text{out}2}}{V_{in}} = \left( \frac{\beta_3 sCR_{\text{MOS}} + \alpha_2 \beta_4 - \alpha_1 \beta_2 (1 + \beta_3)}{sCR_{\text{MOS}} + \alpha_2 \beta_4} \right)
$$

(10)

The phase responses of the transfer functions (Eq. (9) and Eq. (10)) are to be found as

$$
\phi_1 = -\tan^{-1}\left(\frac{\omega \beta_1 R_{\text{MOS}} C}{\alpha_2 \beta_4}\right) - \tan^{-1}\left(\frac{\omega R_{\text{MOS}} C}{\alpha_2 \beta_4}\right)
$$

(11)

$$
\phi_2 = 180^\circ + \tan^{-1}\left(\frac{\omega \beta_1 R_{\text{MOS}} C}{\alpha_2 \beta_4 \beta_3 - \alpha_2 \beta_2 (1 + \beta_3)}\right) - \tan^{-1}\left(\frac{\omega R_{\text{MOS}} C}{\alpha_2 \beta_4}\right)
$$

(12)

From Eq. (9) and Eq. (10), the pole frequency can be expressed as

$$
\omega_o = \frac{\alpha_1 \beta_4}{R_{\text{MOS}} C}
$$

(13)

The active and passive sensitivities with respect to pole frequency ($\omega_o$) are given as below

$$
S_{\omega_o}^{a} = S_{\beta_4}^{a} = -S_{R_{\text{MOS}}}^{a} = -S_{C}^{a} = \frac{1}{2}
$$

(14)

The sensitivities of active and passive components with respect to pole frequency ($\omega_o$) are within unity in magnitude. Thus, the new circuit of first order all-pass filter enjoys attractive active and passive sensitivity performance.

4 Simulation Results

The first order VC-APF of Fig. 2 is simulated using the CMOS implementation of DV-DXCCII with 0.18 $\mu$m device parameters, the supply voltages used were $\pm 0.9$ V and $V_{B1} = -0.37$ V and $V_{B2} = -0.6$ V. The aspect ratios of the MOS transistors used in the simulation are given in Table 2. The transistor aspect ratio for the MOS based active resistor ($R_{\text{MOS}}$) is selected as 14.4$\mu$m/0.18$\mu$m. The proposed circuit was designed with $C = 5$ pF and gate control voltages ($V_G$) as 0.62 V, 0.65 V and 0.71 V. The simulated gain and phase responses are shown in Fig. 3 which depicts the variation in pole frequency at different gate voltages.

![Fig. 3 Simulated gain and phase responses of VC-APF (a) Inverting ($V_{\text{out}1}$) (b) Non-Inverting ($V_{\text{out}2}$).](image)

It has been observed from Fig. 3 that the pole frequencies at $V_{\text{out}}$ are found to be 10.34 MHz, 15.02 MHz and 27.13 MHz and at $V_{\text{out}}$ are found to be 10.23 MHz, 14.82 MHz and 27 MHz. Next to show the voltage swing capability and phase errors, the transient analysis is executed on the proposed circuit at 27 MHz. The simulated input and output waveforms are shown in Fig. 4. It is shown from the results that output waveforms are +90° and -90° phase shifted with the input waveform as expected. Fig. 5 shows the Fourier spectrum of the output waveforms at 27 MHz. In addition, the X–Y pattern (Lissajous pattern) for the two outputs with +90° and -90° phase shifts is also illustrated in Fig. 6.

<table>
<thead>
<tr>
<th>Transistors</th>
<th>$W(\mu m)/L(\mu m)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>M$<em>{1}$-M$</em>{2}$, M$<em>{4}$-M$</em>{5}$, M$<em>{17}$-M$</em>{26}$</td>
<td>1.44/0.18</td>
</tr>
<tr>
<td>M$<em>{3}$, M$</em>{4}$-M$_{10}$</td>
<td>2.88/0.18</td>
</tr>
<tr>
<td>M$<em>{11}$-M$</em>{16}$</td>
<td>11.51/0.18</td>
</tr>
<tr>
<td>M$<em>{27}$-M$</em>{30}$</td>
<td>0.29/0.18</td>
</tr>
<tr>
<td>M$<em>{31}$-M$</em>{32}$</td>
<td>5.22/0.18</td>
</tr>
<tr>
<td>M$_{33}$</td>
<td>16.19/0.18</td>
</tr>
<tr>
<td>M$_{34}$</td>
<td>3.6/0.18</td>
</tr>
</tbody>
</table>

Table 2 Aspect ratios of MOS transistors used for simulation.
The input and output noise spectral densities for both responses with respect to frequency are shown in Fig. 7. The equivalent input/output noises are found to be 48.78/47.56 nV/√Hz for $V_{out1}$ and 48.97/48.61 nV/√Hz for $V_{out2}$, respectively.

**Fig. 4** Input/output waveforms for first-order VC-APF at 27 MHz (a) Inverting ($V_{out1}$) (b) Non-Inverting ($V_{out2}$).

**Fig. 5** Fourier spectrum of input-output waveforms at 27 MHz (a) Inverting ($V_{out1}$) (b) Non-Inverting ($V_{out2}$).

**Fig. 6** X-Y pattern (a) showing +90° phase shift for $V_{out1}$ and -90° phase shift for $V_{out2}$ against input voltage at 27MHz.

**Fig. 7** Input and output noise variations against frequency for (a) Inverting ($F_{onoise}$) (b) Non-Inverting ($F_{inoise}$).
Next, study on the proposed first-order VC-APF is carried out on its temperature performance, the simulated frequency responses at operating temperature range i.e. -40°C to 120°C are shown in Figs. 8(a) and 8(b) for $V_{out1}$ and $V_{out2}$. Figs. 8(a) and 8(b) shows that the phase shift is found to vary with frequency while the magnitudes remain almost invariable.

In addition, the Monte Carlo analysis of the proposed circuit of Fig. 2 is done for multiple runs while parameters (the threshold voltage, $V_{T0}$ and the process transconductance parameter, $K'n$) are varied. The Monte Carlo simulation can be done for a Uniform or Gaussian probability distribution. $V_{T0}$ and $K'n$ are endorsed to follow a Gaussian deviation of 15% for nominal 10 runs, each varying independently. The gain and phase responses of proposed VC-APF with Monte Carlo analysis with the variations in $V_{T0}$ are shown in Fig. 9. Also, Fig. 10 shows the variation in the gain and phase responses with the deviation in $K'n$. As depicted from the outcomes of Monte-Carlo analysis, the proposed VC-APF has good sensitivity performances.

5 n$^{th}$ Order Voltage Controlled All-Pass Filter

All-pass filters have a unit magnitude response over all the frequencies with the phase change. Therefore, they can be used to realize an n$^{th}$ order all-pass filter which can be used as an analog group delay equalizers for the video and communication applications [34]-[35].
The \( n \)-th order all-pass filter is realized by connecting the \( n \)-number of first-order all-pass filters in cascade [36]. By exploiting the feature of the first-order VC-APF i.e. the availability of one output \( V_{out2} \) at low output impedance terminal, an \( n \)-th order filter is further realized as shown in Fig. 11. The proposed \( n \)-th order VC-APF employs \( n \)-stages of DV-DXCCII, \( n \)-NMOS transistor biased in the triode region and \( n \)-grounded capacitors.

Analysis of the proposed circuit of Fig. 11 yields the following two transfer functions:

\[
\frac{V_{out1(n)}}{V_m} = (-1)^n \left( \frac{sC_{1\text{MOS}}}{sC_{1\text{MOS}}+1} \right) \left( \frac{sC_{2\text{MOS}}}{sC_{2\text{MOS}}+1} \right) \left( \frac{sC_{3\text{MOS}}}{sC_{3\text{MOS}}+1} \right) \ldots \left( \frac{sC_{n\text{MOS}}}{sC_{n\text{MOS}}+1} \right)
\]  

(15)

\[
\frac{V_{out2(n)}}{V_m} = \left( \frac{sC_{1\text{MOS}}}{sC_{1\text{MOS}}+1} \right) \left( \frac{sC_{2\text{MOS}}}{sC_{2\text{MOS}}+1} \right) \left( \frac{sC_{3\text{MOS}}}{sC_{3\text{MOS}}+1} \right) \ldots \left( \frac{sC_{n\text{MOS}}}{sC_{n\text{MOS}}+1} \right)
\]  

(16)

The angular resonance frequency (\( \omega_{o(n)} \)) can be expressed as

\[
\omega_{o(n)} = \left( \frac{1}{(C_{C_1} \ldots C_n) \times (R_{\text{MOS1}} \ldots R_{\text{MOSn}})} \right) \left( \frac{1}{3} \right)
\]  

(17)

To illustrate the utility of the proposed \( n \)-th order VC-APF, a third-order all-pass filter circuit is implemented with \( n = 3 \) (three DV-DXCCII, three NMOS transistors and three grounded capacitors). Putting \( n = 3 \) in Eq. (15) and Eq. (16), the two transfer functions are modified as

\[
\frac{V_{out1(3)}}{V_m} = (-1) \left( \frac{sC_{1\text{MOS}}}{sC_{1\text{MOS}}+1} \right) \left( \frac{sC_{2\text{MOS}}}{sC_{2\text{MOS}}+1} \right) \left( \frac{sC_{3\text{MOS}}}{sC_{3\text{MOS}}+1} \right)
\]  

(18)

\[
\frac{V_{out2(3)}}{V_m} = \left( \frac{sC_{1\text{MOS}}}{sC_{1\text{MOS}}+1} \right) \left( \frac{sC_{2\text{MOS}}}{sC_{2\text{MOS}}+1} \right) \left( \frac{sC_{3\text{MOS}}}{sC_{3\text{MOS}}+1} \right)
\]  

(19)

Equation (18) and (19) are the third-order inverting and non-inverting all-pass transfer functions. The angular resonance frequency \( \omega_{o(3)} \) by putting \( n = 3 \) in eq. (17) is given by

\[
\omega_{o(3)} = \left( \frac{1}{(C_{C_1}C_3) \times (R_{\text{MOS1}}R_{\text{MOS2}}R_{\text{MOS3}})} \right) \left( \frac{1}{3} \right)
\]  

(20)

The third-order all-pass circuit is designed by taking \( C_1 = C_2 = C_3 = 5 \) pF and gate control voltage \( V_{G1} = V_{G2} = V_{G3} = 0.62 \) V, 0.71 V and 0.8 V. The simulated gain and phase responses are shown in Fig. 12 which shows the variation in angular resonant frequency at different gate voltages. It can be seen that the pole frequency at \( V_{out1(3)} \) are found to be 10.32 MHz, 14.97 MHz and 27.02 MHz and at \( V_{out2(3)} \) are found to be 10.13 MHz, 14.62 MHz and 26.92 MHz.

**Fig. 11** \( n \)-th-order voltage controlled all-pass filter.

**Fig. 12** Simulated gain and phase responses of third order VC-APF (a) Inverting (\( V_{out1(3)} \)) (b) Non-Inverting (\( V_{out2(3)} \)).

Chaturvedi & Mohan: Single DV-DXCCII Based Voltage Controlled First Order All-Pass Filter ... 307
6 Conclusion
A new voltage controlled first order all-pass filter, employing single DV-DXCCII as active component, one NMOS transistor biased in triode region and one grounded capacitor as passive component is proposed. The given circuit enjoys the features of resistorless structure, use of grounded capacitor, use of single active element, minimum components requirement for first order all-pass filter, inverting and non-inverting all-pass responses simultaneously and controlling of filter pole frequency through external voltage. Non-ideal analysis is also discussed. As an application, an n$^{th}$ order all-pass filter employing the proposed filter connected in cascade is also presented. The circuits are found to show good frequency performance, which makes them superior to existing works. Simulations results are given to confirm the presented theory.

References
[21] D. Biolek and V. Biolkova, “First-order voltage-mode all-pass filter employing one active element and one grounded capacitor”, Analog Integrated
Chaturvedi & Mohan: Single DV-DXCCII Based Voltage Controlled First Order All-Pass Filter...


Bhartendu Chaturvedi received B. Tech. degree in Electronics & Communication Engineering in 2005 and M.Sc. Tech. degree in Electronics Engineering, with specialization in Electronic Circuits and System Design in 2008. He has completed his Ph.D. in Electronics Engineering from Department of Electronics Engineering of Aligarh Muslim University, Aligarh, India in 2014. He is currently working as Assistant Professor in the Department of Electronics and Communication Engineering of Jaypee Institute of Information Technology, Noida, India. His research interests include Analog Signal Processing, Circuits & Systems. He has published around 30 research papers in reputed international journals & conferences and also authored 1 book chapter.

Jitendra Mohan obtained his B. Tech. degree from S. R. T. M. University, Nanded in 2001. He got his M.Tech degree from Aligarh Muslim University in 2005 and Ph.D. degree from Uttarakhand Technical University in 2011. He is currently working as an Assistant Professor in the Department of Electronics and Communication Engineering at Jaypee Institute of Information Technology, Noida (India). His main areas of interest are current-mode circuits and analog signal processing applications. He has guided 01 Master’s Dissertation and 13 projects. He has more than 45 International Journal and conference papers.