



NCFET based, Non-Volatile and Radiation-Hardened Flip Flop with Simultaneous Backup Capability for Non-volatile/ Normally-Off Computing

V. Jamshidi ^{*(C.A.)} and M. M. Bordbar *

Abstract: Nonvolatile computing have been shown to be effective in the face of the sudden power outage for wireless sensor networks, Internet-of-Things applications, data converters, and emerging energy-harvesting circuits. It also plays a significant role in power-gating to minimize the leakage power for improving the energy efficiency. However, using on-chip backup module for D flip-flop has a bottleneck, and result in an increase in total power consumption, occupied area, and reduced calculation speed. Furthermore, the backup module needs external control signals, which increases the complexity of the circuit. This paper proposes a novel nonvolatile flip-flop with simultaneous data backup capability, which uses NCFET ferroelectric transistor to fundamentally advance the non-volatile computing paradigm. Proposed NVFF exhibits 0.8% faster and 5.0% smaller energy than previous works, while uniquely providing Radiation-Hardened feature.

Keywords: Data backup, ferroelectric transistor, hysteresis, non-volatility, non-volatile flip-flop, data restore.

1 Introduction

THE Future computing systems face three fundamental challenges which are: a) Data loss: A computing system loses its computing data when the power supply voltage is unexpectedly interrupted. b) Delay and energy consumption: unexpected supply voltage interruption, due to redoing the calculation have a drastic impact on the calculation time and total energy consumption. c) Implementing the power-gating technique: Implementing the power-gating technique in these systems to remove the leakage power incurs significant energy overhead costs and delay, as the data must be stored in an external non-volatile memory.

Power consumption is a parameter that has become a critical issue in many electronic circuits, especially in

very large-scale integrated circuits (VLSI). One of the ways to reduce power consumption is to use the power gating technique. The power-gating technique on VLSI computing systems (e.g., high-performance cloud server centers and low-power portable devices) zeroes out the static leakage power. In the pipeline system, the states of registers and flip-flops must be backed up so that the stored data is not lost in the event of a voltage source outage. Similarly, battery-free portable devices with energy-harvesting techniques can profit from restore and backup operation, because ambient energy sources like vibrations, piezoelectric, photovoltaic, and radio frequency are reliable [1]–[8]. The outages of the voltage source have a drastic impact on the calculation time and energy consumption of the entire Internet of Things network [4]–[8]. On the one hand, in a computing system, if the data is not successfully backed up before the outage of power supply voltage, the system will lose its computing data. On the other hand, even if check-pointing and Rollback-Restore techniques are used significant energy overheads and delays will be incurred for each backup and restore operation. If backup data is stored in external non-volatile memory, it causes a lot of energy and delays to transfer data from

Iranian Journal of Electrical & Electronic Engineering, 2024.
Paper first received 11 December 2023 and accepted 25 May 2024.

* The authors are with the Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran.
E-mails: vjamshidi@uk.ac.ir and mehdibordbar81@eng.uk.ac.ir.
Corresponding Author: V. Jamshidi.

that memory to the desired circuit. Non-volatile/Normally-off computing (NoC) is one of the promising power-saving techniques which can decrease power consumption more than low-power techniques like clock gating, power gating, dynamic voltage, and frequency scaling. The NoC provides zero standby leakage power consumption and instant-on properties [9], which are commonly utilized in many long-term sleep applications, such as wearable biosensors for healthcare, wireless sensor nodes for IoT, and energy harvesting embedded systems.

Fig. 1 shows the structure of conventional power gating (Fig. 1(a)) and normally-off computing (Fig. 1(b)). Implementing conventional power gating in digital systems faces many challenges. The first challenge is how to mitigate the delay, energy, and high peak power of a restore and backup operation. The second challenge is how to perform restore and backup control for distributed NV-devices, and how to organize backup and restore policy [1]. Providing this control action results in more area, wiring, and power consumption.

Recently, non-volatile flip-flops have been proposed to overcome these challenges for non-volatile computing systems [10]–[13]. In these circuits, components are used that retain their data when the supply voltage is shut down. Therefore, by connecting the power supply, you can perform data restoration. With this solution, the decrease in calculation speed and the increase in total energy consumption are prevented. Also, when the circuit is in a static state, its supply voltage can be shut down so that the leakage power becomes almost zero. In addition, the implementation of the power-gating technique will be inexpensive because there is no need for external nonvolatile memory. The use of non-volatile elements has made them very attractive to designers for normally off applications (e.g. [14], [15]). Among these elements, we can mention NCFET, FEFET, MTJ, etc.

Among the non-volatile elements, NCFET transistors have many desirable features such as small dimensions, static power consumption close to zero, high speed, nonvolatile, resistance to energetic particles, and compatibility with semiconductor devices [16]. The above advantages make it possible to achieve low-power non-volatile flip-flop designs. However existing NCFET based on non-volatile flip-flops has several important drawbacks. This paper proposes a new non-volatile flip-flop that not only provides high-speed data transfer but also reduces the area and power consumption compared to previous non-volatile flip-flops. In addition, the proposed flip-flop performs the backup operation simultaneously. Proposed NVFF exhibits 0.8% faster and 5.0% smaller energy than previous works, while uniquely providing Radiation-Hardened feature.

The rest of the paper is organized as follows: Section II reviews previous research in this area. Sections III and IV present the proposed non-volatile flip-flop and describes it in detail, Section V briefly explains how the Non-Volatile/Normally-Off computing can be implemented by using the proposed flip flop, Section VI shows the simulation results and comparison of the proposed nonvolatile flip-flop with previous works. Section VII gives the final conclusion.




Fig. 1 Power managements: (a) Conventional power gating with data backup/restore (b) Normally-off computing.

2 Previous works

As mentioned earlier, delay, energy consumption, and data loss are the fundamental challenges for computing circuits [12]. Many non-volatile flip-flops have been proposed to address these issues [12], [17]–[29]. For review, we have divided these FFs into two basic categories: a) Flip-flops with the synchronous backup operation and b) Flip-flops with the asynchronous backup operation. In the following, we introduce the available works of each category.

2.1 Flip-flops with synchronous backup capability

In flip-flops with synchronous backup capability, designers try to perform the backup operation synchronously with the normal operation of the flip-flop [19]–[24]. They have low area and power consumption, but a high delay due to the high delay of write/read operations in non-volatile elements.

As shown in Fig. 2(a), Non-volatile elements (e.g., NCFET) are placed inside the flip-flop circuit. Flip-flops with synchronous backup are used in systems with sensitive data.




Fig. 2 Non-Volatile Flip-Flop structure: (a) Flip-flops with synchronous backup capability (b) Flip-flop with asynchronous backup capability




Fig. 3 Structure of the NCFET: (a) 3-D view (b) Cross section view (c) I_{DS} - V_G curves of the NCFET model




Fig. 4 Operation mode of NCFET transistor a) Write logic "1" ($V_s = 0$, $V_g = V_{DD}$), b) Write logic "0" ($V_s = V_{DD}$, $V_g = 0$).

2.2 Flip-flop with asynchronous backup capability

In flip-flops with asynchronous backup capability, the backup operation and the normal operation of the flip are performed in two different time periods [18], [25]– [29].

In normal operation, data is stored in a volatile latch, and backup operations can be performed at regular intervals (For example, daily, hourly, etc.), or the existence of a request from a system or application. Although Flip flops with asynchronous backup capability offer high speed data transfer rates, they suffer from the high area and power consumption issues. As shown in Fig. 2(b), Non-volatile elements (for example, NCFETs) are placed outside the latch circuit, in a backup/restore module. Flip-flops with asynchronous backup are used in high-speed data computing systems.

This paper proposes a new non-volatile FF that not only provides high-speed data transfer rates but also reduces the area and energy consumption compared to

the previous non-volatile flip-flops. In addition, the proposed flip-flop is a type of flip-flop with synchronous backup capability and is also used in systems with sensitive data.

2.3 An overview of the NCFET transistor

Fig. 3, shows the structure of NCFET transistors. As shown in Fig. 3(a), In the NCFET transistor, the channel is highlighted and a ferroelectric layer (e.g., Hafnium Oxide: HfO_2), surrounds on three sides.

The structure of the NCFET transistor is almost similar to the FinFET transistor, except that the existence of a ferroelectric layer in the gate makes the transistor a non-volatile element. The NCFET transistor has two states, ON and OFF, and in any state, changing its state is possible only by giving input; if the power supply of the circuit is also shut down, it will maintain its state. The operation mode of the NCFET transistor is shown in Fig. 4. The NCFET transistor works with voltages in the form of pulses, with the appropriate amplitude and width. When $V_{gs} = +V_{DD}$ ($V_g = V_{DD}$, $V_s = 0$) the transistor is on; and when $V_{gs} = -V_{DD}$ ($V_g = 0$, $V_s = V_{DD}$) the transistor is Off. When $V_{gs} = 0$ or the circuit power supply is Off, the transistor maintains its state. In this paper, for NCFET simulation, a model based on the Landau-khalatnikov (LK) equation is used in the Hspice software environment [25], [29]. The LK equation (Eq. 1) shows the behaviour of the ferroelectric layer in terms of polarization and electric field, where α , β and γ are constant coefficients and ρ is the kinetic coefficient of the ferroelectric material. Table 1 shows the values of NCFET transistor parameters.

$$E = \alpha P + \beta P^3 + \gamma P^5 + \rho \frac{dP}{dt} \quad (1)$$

Table 1 The NCFET specifications used in the proposed flip-flop [30].

Technology node [nm]	32
Width of the transistors [nm]	45
α [m/F]	-7×10^9
β [$m^5/F/coul^2$]	3.3×10^{10}
γ [$m^9/F/coul^4$]	-2×10^9
ρ [$\Omega - m$]	0.25
Metal Capacitance [fF/um]	0.2
Write Voltage [V]	0.3

NCFET transistors have many desirable features such as small dimensions, near-zero static power consumption, high speed, non-volatile, noise resistance, resistant to high-energy particles, and compatibility with semiconductor devices [16]. Therefore, in this paper, NCFET transistors are used to design a non-volatile flip-flop with simultaneous backup capability.

3 Structure of Proposed Non-Volatile Pulse-Triggered Flip-Flop with Simultaneous Backup Capability

Fig. 5 shows the proposed non-volatile pulse-triggered flip-flop with simultaneous backup capability (called NVSB-pt). As illustrated in the figure, only one NCFET transistor has been used in the circuit. Table 2 summarizes the Operation of NVSB-FF. When ($VDD='1'$ and $RSTR='0'$), the circuit is in normal operation. In this case, if $CLK='1'$, Q will be equal to D , and if $CLK='0'$, Q will preserve the last value of D . When $VDD = '0'$ or in other words the voltage source is shut down, Q becomes equal to '0'.

When ($VDD='0' \rightarrow '1'$, $CLK='0'$, and $RSTR='1'$) or in other words the voltage source is connected, Q restores the state stored in the latch. Next, the details of the signalling circuit will be explained. Therefore, $V_{gs} = +0.9V$, which makes the ferroelectric layer with positive polarization (NCFET connected), and $D/Q = 1$ is stored in the ferroelectric layer as a state with positive polarization.




Fig. 5 Structure of the proposed flip-flop.

Table 2 Operation of the proposed flip-flop (NVSB-FF).

Conditions	Operations	
$RSTR='0'$	$VDD='1'$; $CLK='1'$	Q takes the value of D .
	$VDD='1'$; $CLK='0'$	Q retains its previous value.
	$VDD='0'$; $CLK='1'$	Q becomes equal to 0.
$RSTR='1'$	$VDD='0' \rightarrow '1'$; $CLK='0'$	Q is restored to the stored value.




Fig. 6 Operation of the proposed flip-flop in normal and backup operation: a) NCFET is ON, b) NCFET is OFF.

3.1 Operation of the proposed flip-flop in restore mode

During the restore operation, the NCFET is either in the state with positive polarization or in the state with negative polarization (OFF/ON). In any of these states, the flip-flop must be able to correctly restore the value of Q during restore. If the ferroelectric layer is polarized with positive polarization (NCFET is connected), should be $Q='1'$, and if the ferroelectric layer is polarized with negative polarization (NCFET is off), Q =should be $Q='0'$.

To start the restore operation, the $RSTR$ signal is set to '1' and CLK is set to '0'.

The value of node A through path-1 takes the value '0' and the transistors $Mn1$ and $TG1$ are OFF; And $Mp1$, $Mn2$, and $TG2$ are ON (Fig. 7). The transistors $Mp1$ and $NCFET$ form a Pseudo-NMOS inverter whose output logic (node B) depends on the state of the NCFET.

Case-1 (Restoring $Q = 1$): If the ferroelectric layer is polarized with positive polarization, the stored data is logic '1' (NCFET turned ON in Fig. 7(a)), the NCFET brings node B to 0V and the Q value becomes logic '1'. Now, if $RSTR$ is equal to '0', the data is stored ($D='1'$), restored and transferred through $TG2$, and latched.

Case-2 (Restoring $Q = 0$): If the ferroelectric layer has a negative polarization, the stored data is logic '0' (NCFET turned OFF in Fig. 7(b)), $Mp1$ drives node B to 0.9V and the Q value becomes logic '0'. Now, if $RSTR$ becomes equal to '0', the data is stored ($D='0'$), restored and transferred through $TG2$, and latched. Fig. 8 and Fig. 9 show the behaviour of the proposed flip-flop in different restored states. The simulation was performed in HSPICE using the 10nm-PTM technology and a supply voltage of 0.9V.




Fig. 7 Operation of the proposed flip-flop in the restore operation a) Pseudo-NMOS inverter: $V(B)$ is equal to logical '0' b) Pseudo-NMOS inverter: $V(B)$ is equal to logical '1'.




Fig. 8 Data restore '0' ($Q='0'$).




Fig. 9 Data restore '1' ($Q='1'$).

4 The proposed edge-triggered and radiation-hardened flip-flop

Fig. 10 shows the proposed non-volatile edge triggered flip-flop with simultaneous backup capability (called NVSB-et). The NVSB-et contains a master latch that

accepts the D input signal when CLK is low ($CLK = '0'$) and holds it when CLK is high ($CLK = '1'$); and a slave latch that works the opposite way, the signal is transmitted from the master latch to the slave latch while $CLK='1'$ and held until $CLK='0'$. Therefore, the signal must be transmitted through the master latch during CLK is equal to '0', and through the slave latch during CLK is equal to '1'. Which means that the D input signal is pass to the output Q only when the CLK changes from low to high (rising edge of CLK signal).




Fig. 10 Proposed Edge-Triggered Flip-Flop.

NVSB-et has a nearly low area overhead and is one of the most power-efficient structures compared to other master-slave latch-based designs. However, it is weaker against soft errors. A soft error or SEU occurs when an energetic particle strikes a FF of a processor logic block and changes the state of a data-FF.

The master latch of NVSB-et can easily be upset by soft errors that occur when $CLK='1'$ (master latch-in-hold state) while the slave latch can be upset when $CLK='0'$ (slave latch-in-hold state) as shown in Fig. 11. In Addition, soft errors can affect NVSB-et during the transparent mode, if the error is propagated and kept by the subsequent latch.




Fig. 11 Impact of Single Event Upset (SEU) on the NVSB-et master and slave latches.

In order to solve the problem of a Single Event Upset (SEU), we proposed an SEU-tolerance inverter (called STI). As shown in Fig. 12, the STI consists of two parts;

In STI1 (in Fig. 12), two separate paths from the input are applied to {Mp1-Mn1 and Mp2-Mn2}. One is a direct path from n1 to n2 and the other is a delayed one from n1 to n4. The STI1 is an inverter that inverts its input (IN) only if both nodes n2 and n4 are identical logic values. If the two voltage nodes of n2 and n4 have different values, the previous output value will be retained by STI2.




Fig. 12 Proposed SEU-tolerance inverter (STI).

STI2 is a MOS capacitor (MOSCAP). Connecting the MOSFET drain and source together creates a MOSCAP [31]. Due to the fact that the capacitor is resistant to sudden changes in voltage, it has the ability to act somewhat like a secondary-cell battery to maintain a stable output. Therefore, an SET pulse in nodes of n1, n2, n3 or n4 will be filtered through STI2; and an SET pulse in the node of n5 will be filtered through STI1.

In the design of Fig. 10, we use STI instead of a conventional inverter. Fig. 13 shows the proposed radiation resistant flip-flop.

To investigate the soft error tolerant capability of the proposed NVSB-pt, a number of SEUs are injected into various nodes of NVRH-SB and their effect on the output node (Q) is observed. Fig. 14 shows the related simulation results.

As shown in the figure, any particle strike to nodes A and B that occurred with the SEU injections was recovered after a short period of time. This recovery is the resultant of the STI1 and STI2 parts that restore the corrupted data. Simulation results showed that, depending on the supply voltage, NVRH-SB is capable of tolerating SET pulse duration of up to 630ps.




Fig. 13 Proposed Radiation-Hardened and Edge-Triggered Flip-Flop.




Fig. 14 SET filtering capability of NVSB-RH

5 Non-volatile/normally-off computing by using proposed NVRH-SB

In conventional power gating, when a processor is in the standby state, the data is stored in the non-volatile memories made of emerging nano devices. When the system is reset, the data stored in non-volatile memories can be automatically returned in the registers or flip flops in a very short time.

However, conventional power gating in digital systems still faces many challenges. The first challenge is how to mitigate the energy, delay and possibly high peak power of a backup or restore operation. The second challenge is how to perform backup and restore control for distributed NV-devices, and how to organize the policy of backup and restore [1]. Providing this control action results in additional wiring, more area and energy consumption.

To overcome the above challenges, the entire structure of a normally-off computing system can be designed by using NVRH-SB flip-flops as shown in Fig. 15.




Fig. 15 Non-volatile logic chip based on NVRH-SB.

In this section, we present a non-volatile 1-bit ALU (nvALU) which integrated with proposed NVRH-SB and CMOS 3-state gates for realizing normally-off computing technology.

5.1 Non-Volatile Serial ALU (nvsALU) by using NVRH-SB

A serial arithmetic-logic unit (sALU) is a fundamental component of the soft processor used in FPGA based designs to perform various useful arithmetic and logic operations [32]. The design of the sALU is a very critical part of the soft processor and many researches are going on for speeding up instruction execution and reducing power consumption by improving the sALU structure.

On the other hand, the nonvolatile ALU is an emerging approach to nonvolatile computing [33]. Nonvolatile computing has been proven to be effective solution to prevent computation progress loss due to either an unexpected or scheduled power outage in energy-harvesting Internet-of-Things applications.

To achieve the above purposes, a non-volatile serial ALU (nvsALU) is presented in Fig. 16. In nvsALU, three shift registers are used for the inputs A and B and the output R.

When the circuit is reset, the shift registers A and B are loaded with parallel data. Positive edge triggered flip flops are used in which all changes take place soon after the positive edge of the clock. At this time, the contents of all three-shift registers are shifted to the right. This causes the X-FF output to be transferred to the accumulator register and the next pair of input bits A_i and B_i to be transferred to the ALU.




Fig. 16 Non-volatile Serial ALU by using proposed Flip-Flop.

The internal structure of the proposed 1-bit ALU is shown in Fig. 17. According to Fig. 17, when $CLK = '0'$, transistors M_pCLK and M_nCLK are turned ON. The power supply is connected to the circuit and the ALU operates based on the selected lines $S1$ and $S0$. The results are stored in X and Y flip-flops.

When $CLK = '1'$, transistors M_pCLK and M_nCLK are turned OFF. The power supply is disconnected from the circuit. This power gating reduces power consumption by cutting off the idle ALU.




Fig. 17 Power gating 1-bit ALU.

If a sudden power supply failure occurs, the data of the three registers are restored by activating the signal RSTR.

The proposed ALU uses 3-state gates. 3-state gates are the types of logic gates having three states of output: high (H), low (L) and high-impedance (Z). High impedance is equivalent to not being connected. As shown in Fig. 17, the outputs of the 3-state gates are connected directly together to form a common output

Table 3 Comparison of the proposed flip-flop with previous works.

Parameters/References	Ref. [17]	Ref. [18]	Ref. [37]	Ref. [38]	Ref. [39].(a)	Ref. [39].(b)	Ref. [40]	Ref. [1]	NVRH-SB
Technology	10nm	10nm	10nm	10nm	10nm	10nm	10nm	10nm	10nm
Year	2017	2018	2019	2021	2021	2021	2022	2024	2024
Non-volatile element	PZT cap.	PZT cap.	MTJ	RRAM	NCFET	FEFET	FEFET	FEFET	NCFET
Supply voltage (VDD)	1.5V	1.5V	1.1V	1.8V	0.4V-0.8V	0.4V-1.0V	0.2V-0.8V	0.7V	0.9V
# Voltage sources	1	2	1	2	1	1	1	1	1
# Transistors (area)	30-Tr. 2-PZT cap.	21-Tr. 2-PZT cap.	25-Tr. 2-MTJ	23-Tr. 2-FEFET	24-Tr. 2-NCFET	22-Tr. 2-FEFET	23-Tr. 2-FEFET	24-Tr. 2-FEFET	36-Tr. 1-NCFET
Backup time	1.64s	2.22s	909ps	10ns at 2.4V	1.4ns at 2V	1.0ns	1.0ns	0	0
Restore time	1.25s	2.2s	177ps	1.3s at 0.4V	75ps at 0.5V	56ps at 0.8V	0	261ps	~39ps
Backup energy	2.4pJ	3.44pJ	82.2J	735fJ	7.0fJ at 0.5V	1.3fJ	1.2fJ	0	0
Restore energy	2.34pJ	0	0	735fJ	9.0fJ at 0.5V	1.1fJ at 0.8V	1.4fJ	1.36fJ	1.3fJ
Requires additional control signals	Yes	Yes	Yes	Yes	Yes	NO	Only Restore	Only Restore	Only Restore
Supports sudden power outage	NO	NO	NO	NO	NO	Yes	NO	Yes	Yes
SEU immune	NO	NO	NO	NO	NO	NO	NO	NO	Yes

line, provided that the circuit guarantees that all but one will be in a high-impedance state at any given time. Using a decoder to control 3-state gates guarantees this. The proposed ALU performs the following operations:

Logical Operations: These functions include NAND, NOR, and NOT. The NAND and NOR gates are universal gates. These gates are functionally complete, i.e. they are sufficient to implement any complex digital circuits.

Universal gates are utilized because they are cost effective and easier to fabricate. In addition, when the realization of a complex Boolean function, the goal is usually to reduce the number of operators and thus reduce gate count. Using these gates actually facilitates this goal, as it helps reduce the Boolean equation as quickly as possible when using De Morgan's law.

Arithmetic Operations: This refers to bit addition. It should be noted that subtraction $A - B$ is calculated as addition with the negative number, i.e. $A + (-B)$. The addition $A + (-B)$ is equal to $A + B + 1$.

There are sometimes multiplication and division required. These operations are complex and expensive to implement. In soft processors, multiplication and division can be realized as repeated addition and subtraction, respectively.

5.2 Evaluation at the circuit level

The simulation of the proposed circuit has been done by HSPICE software in 10 nm PTM technology [34]. For NCFET simulation, the model presented in [35] was used, and CosmosScope software was used for data analysis.

Table 3 shows the parameters of non-volatile flip flops that are designed based on non-volatile elements such as PTZ cap, MTJ, ReRAM, etc. Based on Table 3, one of the most significant issues with previous designs is the high delay and energy consumption in data backup and

restoration. The lowest supply voltage in previous works belongs to reference [36], which uses a non-volatile FEFET element, but the area in reference [18] has the lowest value, and the lowest restore and backup times belong to references [17] and [29], respectively. Meanwhile the lowest amount of energy consumption and backup belongs to the reference [17]. But One of the challenges associated with the DFF element is that sudden interruption of the voltage source can cause data loss, which in previous works only reference [18] without the need for additional signals provides the possibility to preserve information when the voltage source is shut down. In reference [18], a non-volatile FEFET element has been used.

Now, if the proposed NVSB-FF flip-flop is compared to other flip-flops; It can be observed that except for the supply voltage, NVSB-FF has improved all parameters. The first reason is that in this flip-flop, backup/restore is done without any external module, and another reason is the use of a non-volatile, low-power, and fast NCFET element.

We utilized the model presented in [41] to inject the SEU fault into the simulated flip flops, in which an SE hit could be applied to the flip-flop nodes using a double exponential current source with the treatment of Eq. 2:

$$I_{inj}(t) = \frac{Q_{inj}}{\tau_a - \tau_b} (e^{-t/\tau_a} - e^{-t/\tau_b}) \quad (2)$$

where Q_{inj} is the total amount of collected charge at the affected node. τ_a and τ_b are two time constants, dependent on material [41]. τ_a is the charge-collection time constant of the junction and τ_b is the time constant for the initial creation of the ion track.

Table 3 shows all flip-flops, except NVRH-SB are vulnerable to SEU.

Fig. 18 shows the proposed flip-flop layout. This

configuration is achieved by optimizing the backup and restore functions. The occupied area of the proposed flip flop is equal to $26.34\mu m^2$. The proposed flip-flop has small area overhead. This is due to the absence of a separate backup unit in its structure.




Fig. 18 The proposed flip-flop layout.

6 Evaluation at the system level

Simulation method at the system level, to compare the energy consumption of non-volatile flip-flops, a TI MSP430 MCU with a frequency of 24 MHz is simulated as described in [42]. All MCU registers are designed based on NVFFs (Fig. 19).




Fig. 19 Structure of MCU to compare energy consumption at the system level.

The energy consumption of the system with a different number of checkpoints is shown in Fig. 20. The amount of energy consumed in flip-flops depends significantly on the number of checkpoints during program execution. Therefore, by changing the number of checkpoints, energy consumption has been calculated.

As seen in Fig. 20, with the increase in the number of checkpoints, NVSB-FF consumes less energy than [17] and [18].




Fig. 20 Comparison of system energy consumption by changing the number of checkpoints.

According to Fig. 21, in practical applications, NVSBFF consumes less energy. It can be seen that NVSB-FF provides an average energy consumption reduction of 23%.




Fig. 21 Comparison of system energy consumption in different applications.

The most important features of NVSB-FF compared to previous flip-flops are:

- In the proposed flip-flop, by adding a minimum number of devices to the traditional CMOS structure, data non-volatile capability is provided. Considering that NCFET transistors are non-volatile, they do not require any voltage or current to maintain data. Therefore, if the supply voltage is shut down, it will not affect the NCFET mode.

- The proposed flip-flop does not need a separate circuit for backup and restore operations because these operations are performed at the same time, which makes the backup time zero.

- Although the restore time depends on the supply voltage, with a supply voltage of 0.9V, the NVSBFF has a very short restore time and the power consumption during the restore time is also significantly less than other flip-flops.

- The use of NCFET in the proposed flip-flop increases immunity to noise because NCFET has a hysteresis feature. To change the state of NCFET from OFF to ON, a voltage equivalent to $V_{gs}=+V_{DD}$ is required, and to change the state of NCFET from ON to OFF, a voltage equivalent to $V_{gs}=-V_{DD}$ is required.

7 Conclusion

In this paper, a flip-flop with low power, high speed, non-volatile and radiation-hardened based on NCFET was presented. In the proposed circuit, power and energy consumption has been significantly reduced. In this design, there is no time and energy consumption for backup because the backup operation is performed simultaneously. In addition, the area has been reduced due to the absence of a separate backup circuit. The restored energy consumed is 1.3fJ, which is the lowest amount of restored energy compared to previous works. The hysteresis feature in NCFET makes the proposed flip-flop very resistant to noise. In addition, another advantage of the proposed design is that the information does not lose with sudden voltage source failure. The mentioned items and the results show the superiority of the proposed design compared to previous works.

References

- [1] S. Kim, S. Lim, D.H. Ko, T.W. Oh, and S.O. Jung, "Ferroelectric FET Non-volatile Sense-Amplifier-Based Flip-Flops for Low Voltage Operation," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 71, no. 1, pp. 274–286, 2024.
- [2] X. Li, U. D. Heo, K. Ma, V. Narayanan, H. Liu, and S. Datta, "Rf-powered systems using steep-slope devices," in *2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)*. IEEE, 2014, pp. 73–76.
- [3] S. Kim, R. Vyas, J. Bitto, K. Niotaki, A. Collado, A. Georgiadis, and M. M. Tentzeris, "Ambient rf energy-harvesting technologies for self-sustainable standalone wireless sensor platforms," *Proceedings of the IEEE*, vol. 102, no. 11, pp. 1649–1666, 2014.
- [4] F. Su, Y. Liu, Y. Wang, and H. Yang, "A ferroelectric nonvolatile processor with 46us system-level wake-up time and 14 us sleep time for energy harvesting applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 3, pp. 596–607, 2016.
- [5] Z. Wang, Y. Liu, A. Lee, F. Su, C.-P. Lo, Z. Yuan, J. Li, C.-C. Lin, W.-H. Chen, H.-Y. Chiu et al., "A 65-nm rram-enabled nonvolatile processor with time-space domain adaption and self write-termination achieving 4 times faster clock frequency and 6 times higher restore speed," *IEEE Journal of Solid-State Circuits*, vol. 52, no. 10, pp. 2769–2785, 2017.
- [6] Y. Liu, Z. Li, H. Li, Y. Wang, X. Li, K. Ma, S. Li, M.-F. Chang, S. John, Y. Xie et al., "Ambient energy harvesting nonvolatile processors: From circuit to system," in *Proceedings of the 52nd Annual Design Automation Conference*, 2015, pp. 1–6.
- [7] D. Zhang, Y. Liu, J. Li, C. J. Xue, X. Li, Y. Wang, and H. Yang, "Solar power prediction assisted intra-task scheduling for nonvolatile sensor nodes," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 5, pp. 724–737, 2016.
- [8] Y. Wang, Y. Liu, C. Wang, Z. Li, X. Sheng, H. G. Lee, N. Chang, and H. Yang, "Storage-less and converter-less photovoltaic energy harvesting with maximum power point tracking for internet of things," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 2, pp. 173–186, 2015.
- [9] M. Hayashikoshi, Y. Sato, H. Ueki, H. Kawai, and T. Shimizu, "Normally-off mcu architecture for low-power sensor node," in *2014 19th Asia and South Pacific design automation conference (ASPDAC)*. IEEE, 2014, pp. 12–16.
- [10] K. Jabeur, G. Di Pendina, F. Bernard-Granger, and G. Prenat, "Spin orbit torque non-volatile flip-flop for high speed and low energy applications," *IEEE electron device letters*, vol. 35, no. 3, pp. 408–410, 2014.
- [11] Z. Wang, W. Zhao, E. Deng, Y. Zhang, and J.-O. Klein, "Magnetic non-volatile flip-flop with spin-hall assistance," *physica status solidi (RRL)–Rapid Research Letters*, vol. 9, no. 6, pp. 375–378, 2015.
- [12] R. Bishnoi, F. Oboril, and M. B. Tahoori, "Non-volatile nonshadow flip-flop using spin orbit torque for efficient normally-off computing," in *2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)*. IEEE, 2016, pp. 769–774.
- [13] Y. Seo, X. Fong, and K. Roy, "Fast and disturb-free nonvolatile flip-flop using complementary polarizer mtj," *IEEE Transactions on Very Large-Scale Integration (VLSI) Systems*, vol. 25, no. 4, pp. 1573–1577, 2016.
- [14] V. Jamshidi, "Nvrh-lut: A nonvolatile radiation-hardened hybrid mtj/cmos-based look-up table for ultralow power and highly reliable fpga designs," *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 27, no. 6, pp. 4486–4501, 2019.
- [15] V. Jamshidi, A. Patooghy, and M. Fazeli, "Magcim: A flexible and non-volatile computing-in-memory processor for energy-efficient logic computation," *IEEE Access*, vol. 10, pp. 35 445–35 459, 2022.
- [16] D. Markovic, B. Nikolic, and R. Brodersen, "Analysis and design of low-energy flip-flops," in *Proceedings of the 2001 international symposium*

- on Low power electronics and design, 2001, pp. 52–55.
- [17] X. Li, S. George, K. Ma, W.-Y. Tsai, A. Aziz, J. Sampson, S. K. Gupta, M.-F. Chang, Y. Liu, S. Datta et al., “Advancing nonvolatile computing with nonvolatile ncfet latches and flip-flops,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 11, pp. 2907–2919, 2017.
- [18] X. Li, S. George, Y. Liang, K. Ma, K. Ni, A. Aziz, S. K. Gupta, J. Sampson, M.-F. Chang, Y. Liu et al., “Lowering area overheads for fefet-based energy-efficient nonvolatile flip-flops,” *IEEE Transactions on Electron Devices*, vol. 65, no. 6, pp. 2670–2674, 2018.
- [19] C. Mitchell, M. Hunt, C. McCartney, and F. Ho, “Implementation of low-power, non-volatile latch utilising ferroelectric transistor,” *Electronics Letters*, vol. 51, no. 23, pp. 1884–1886, 2015.
- [20] W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, “A non-volatile flip-flop in magnetic fpga chip,” in *International Conference on Design and Test of Integrated Systems in Nanoscale Technology*, 2006. DTIS 2006. IEEE, 2006, pp. 323–326.
- [21] W. Zhao, E. Belhaire, and C. Chappert, “Spin-mtj based nonvolatile flip-flop,” in *2007 7th IEEE conference on nanotechnology (IEEE NANO)*. IEEE, 2007, pp. 399–402.
- [22] K. Ryu, J. Kim, J. Jung, J. P. Kim, S. H. Kang, and S.-O. Jung, “A magnetic tunnel junction based zero standby leakage current retention flip-flop,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 20, no. 11, pp. 2044–2053, 2011.
- [23] Y. Lakys, W. Zhao, J.-O. Klein, and C. Chappert, “Low power, high reliability magnetic flip-flop,” *Electronics letters*, vol. 46, no. 22, pp. 1493–1494, 2010.
- [24] R. Rajaei, “A reliable, low power and nonvolatile mtj-based flipflop for advanced nanoelectronics,” *Journal of Circuits, Systems and Computers*, vol. 27, no. 13, p. 1850205, 2018.
- [25] H. Kimura, T. Fuchikami, K. Maramoto, Y. Fujimori, S. Izumi, H. Kawaguchi, and M. Yoshimoto, “A 2.4 pj ferroelectric-based non-volatile flip-flop with 10-year data retention capability,” in *2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)*. IEEE, 2014, pp. 21–24.
- [26] M. Qazi, A. Amerasekera, and A. P. Chandrakasan, “A 3.4- pj feram-enabled d flip-flop in 0.13 um cmos for nonvolatile processing in digital systems,” *IEEE Journal of Solid-State Circuits*, vol. 49, no. 1, pp. 202–211, 2013.
- [27] S. Izumi, H. Kawaguchi, M. Yoshimoto, H. Kimura, T. Fuchikami, K. Marumoto, and Y. Fujimori, “A ferroelectric-based non-volatile flip-flop for wearable healthcare systems,” in *2015 15th NonVolatile Memory Technology Symposium (NVMTS)*. IEEE, 2015, pp. 1–4.
- [28] I. Kazi, P. Meinerzhagen, P.-E. Gaillardon, D. Sacchetto, Y. Leblebici, A. Burg, and G. De Micheli, “Energy/reliability trade-offs in low-voltage reram-based non-volatile flip-flop design,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 61, no. 11, pp. 3155–3164, 2014.
- [29] T. Na, K. Ryu, J. Kim, S.-O. Jung, J. P. Kim, and S. H. Kang, “High-performance low-power magnetic tunnel junction based non-volatile flip-flop,” in *2014 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2014, pp. 1953–1956.
- [30] X. Yin, X. Chen, M. Niemier, and X. S. Hu, “Ferroelectric fetbased nonvolatile logic-in-memory circuits,” *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 27, no. 1, pp. 159–172, 2018.
- [31] M. Danaie, H. Aminzadeh, and S. Naseh, “On the linearization of mosfet capacitors,” in *2007 IEEE International Symposium on Circuits and Systems*. IEEE, 2007, pp. 1943–1946.
- [32] C. L. Felton, B. K. Gilbert, and C. R. Haider, “A parameterized and minimal resource soft processor for programmable logic,” in *2019 53rd Asilomar Conference on Signals, Systems, and Computers*. IEEE, 2019, pp. 1601–1605.
- [33] K. Ma, S. Li, V. Narayanan, and Y. Xie, “Nonvolatile processor architecture exploration for energy-harvesting application scenarios,” in *Embedded, Cyber-Physical, and IoT Systems*. Springer, 2020, pp. 175–202.
- [34] “Predictive technology model (PTM),” 2017, available: <http://www.eas.asu.edu/~ptm/>. [Online]. Available: <http://www.eas.asu.edu/~ptm/>
- [35] A. Aziz, S. Ghosh, S. Datta, and S. K. Gupta, “Physics-based circuit-compatible spice model for ferroelectric transistors,” *IEEE Electron Device Letters*, vol. 37, no. 6, pp. 805–808, 2016.
- [36] S. K. Thirumala, A. Raha, H. Jayakumar, K. Ma, V. Narayanan, V. Raghunathan, and S. K. Gupta, “Dual mode ferroelectric transistor based non-volatile flip-flops for intermittently-powered systems,” in *Proceedings of the International Symposium on Low Power Electronics and Design*, 2018, pp. 1–6.
- [37] A. A. Saki, S. H. Lin, M. Alam, S. K. Thirumala, S. K. Gupta, and S. Ghosh, “A family of compact

non-volatile flip-flops with ferroelectric fet,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 11, pp. 4219–4229, 2019.

- [38] M. H. Moaiyeri, M. K. Q. Jooq, A. Al-Shidaifat, and H. Song, “Breaking the limits in ternary logic: An ultra-efficient auto backup/restore nonvolatile ternary flip-flop using negative capacitance cntfet technology,” IEEE Access, vol. 9, pp. 132 641–132 651, 2021.
- [39] S. K. Kim, T. W. Oh, S. Lim, D. H. Ko, and S.-O. Jung, “Highperformance and area-efficient ferroelectric fet-based nonvolatile flip-flops,” IEEE Access, vol. 9, pp. 35 549–35 561, 2021.
- [40] M. K. Q. Jooq, M. H. Moaiyeri, A. Al-Shidaifat, and H. Song, “Ultra-efficient and robust auto-nonvolatile schmitt trigger-based latch design using ferroelectric cntfet technology,” IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 69, no. 5, pp. 1829–1840, 2022.
- [41] H. Cha and J. H. Patel, “A logic-level model for/spl alpha/- particle hits in cmos circuits,” in Proceedings of 1993 IEEE International Conference on Computer Design ICCD’93. IEEE, 1993, pp. 538–542.
- [42] A. Raha, A. Jaiswal, S. S. Sarwar, H. Jayakumar, V. Raghunathan, and K. Roy, “Designing energy-efficient intermittently powered systems using spin-hall-effect-based nonvolatile sram,” IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 26, no. 2, pp. 294–307, 2017.



V. Jamshidi received his M.Sc and Ph.D. degrees in computer engineering from Iran University of Science & Technology, Tehran, Iran, in 2004 and 2017, respectively. He has been with the department of computer engineering, Shahid Bahonar University of Kerman (SBUK), Kerman, Iran, since 2006, where he is currently an Assistant Professor. His current research interests include reliable issues in very large-scale integration (VLSI) circuits and hybrid technologies, Low power circuits and systems, dependable embedded systems, fault-tolerant computer architectures, and reliability modeling & analysis techniques.



M. M. Bordbar received the M.Sc. degree in computer engineering from Shahid Bahonar University of Kerman (SBUK), Kerman, Iran, in 2024. His research interests include reliable issues in very large-scale integration (VLSI) circuits, Low power circuits and systems, dependable embedded systems and low power CMOS device design