

Iranian Journal of Electrical and Electronic Engineering

Journal Homepage: ijeee.iust.ac.ir

EKV Model Based Analog/RF CMOS Design Pre-SPICE Tool

Gholamreza Khademevatan*, Ali Jalali*(C.A.)

Abstract: A novel simplified EKV model base analog/RF CMOS design pre-SPICE tool is presented in this paper. Addition to facilitating the sizing process, this CAD tool can also optimize circuit characteristics. By having a web address, users can access it without installing any software. Using a graphical and a numerical view, the designer can select degrees of freedom and observe the MOS circuit performance. Through the use of charts versus IC, the graphical view can show tradeoffs in circuit performance in real-time. Charts can be displayed simultaneously in both linear and logarithmic scales. IC_{CRIT} , is also available and can be displayed on the charts. This tool is not limited to one process and it is possible to select different processes. It is efficient for pre-SPICE designs, enhancing intuitive understanding and the designer's experience for future projects while eliminating the need for trial-and-error simulations. Furthermore, the predicted results align well with simulation outcomes, demonstrating the effectiveness of the design and optimization method presented. Two methodologies for selecting optimum ICs are presented by this tool. These are illustrated by the study of linearity indices, AIP3 and IIP3, in one-stage and two-stage differential amplifiers and the design of a single-ended OTA.

Keywords: Enz Krummenacher Vittoz, Radio Frequency, Simulation Program with Integrated Circuit Emphasis, Computer-aided design, Inversion Coefficient, Critical inversion coefficient. Operational Transconductance Amplifier.

1 Introduction

THE design and control of analog/RF circuits to achieve the predefined characteristics of an application due to the multi-parameter design space, is always one of the basic challenges of designers [1]. Nowadays, by inherent reduction of the power supply voltage, the development of low power and low-cost analog/RF circuits has become more significant [2,3,4,5]. On the other hand, the complex and timeconsuming design process, has motivated researchers to provide automatic CAD tools [6]. Finally, in addition to the possibility of selection of tradeoffs and optimization, this tool should perform all of the aforementioned steps automatically as much as possible [7]. One of the primary issues of the design methodology is the selection of the appropriate device model. Device models can be broadly classified into the following distinct categories [8]:

physical these models would often consist of coupled nonlinear partial differential equations to accurately describe the physical effects in the device.

Empirical these models consist of curve fitting with no physical significance attached to the equations.

Semi-empirical Such models are physics based, with suitable assumptions and approximations to keep the model equations reasonably simple for hand calculations [9,10]. So, semi-empirical models are suitable for pre-SPICE methodologies. An example of these models is the EKV model of the MOS device.

In 1995, C. Enz, F. Krummenacher and E.A. Vittoz developed the EKV model for MOS devices that

Iranian Journal of Electrical & Electronic Engineering, 2025. Paper first received 03 Aug. 2024 and accepted 14 Feb. 2025.

^{*} Department of Electrical Engineering, Shahid Beheshti

University, Tehran, Iran.

E-mail: <u>g_khademevatan@sbu.ac.ir</u>, <u>a_jalali@sbu.ac.ir</u> Corresponding Author: Ali Jalali.

describe transistor behavior continuously from weak to strong inversion through the IC [11,12]. The IC is a normalization of the drain current, I_D , to the specific current, I_{spec} , which consists of the technological parameters and the geometry of the transistor,

$$IC = \frac{I_D}{I_{spec}} = \frac{I_D}{I_0\left(\frac{W}{L}\right)} , \qquad (1-a)$$

$$I_0 = 2n\mu C_{OX} U_T^{\ 2} \tag{1-b}$$

where L and W are the gate length and width, n is the slope factor, μ is the constant low-field mobility, C_{OX} is the oxide capacitance per unit area and $U_T = kT/q = 26$ mV is the thermodynamic voltage at standard room temperature. The value of the IC indicates the level of inversion of a transistor, regardless of the technology or the size of this transistor:

- IC < 0.1, Weak Inversion (WI),
- 0.1 <IC < 10, Moderate Inversion (MI),
- IC > 10, Strong Inversion (SI),

In recent years, as MOS devices' channel length has shrunk and their operating points have shifted to WI and MI regions, V_{EFF} has become less relevant for analog/RF circuit designers as a key design parameter [13,14]. The drain current of a MOS transistor in 28 nm FDSOI is plotted against the gate-source voltage (V_{GS}) in Fig. 1a and against IC in Fig. 1b [15]. Fig. 1a indicates that the SI region spans a wide voltage range but covers only one decade of current, while the WI and MI regions cover multiple decades from 0 to 0.5 mV. In contrast, Fig. 1b shows that one decade of current corresponds to one decade of IC, due to their linear relationship. Thus, IC is more suitable for modeling MOS devices in the WI and MI regions than V_{GS} . Additionally, key parameters of the MOS transistor, such as intrinsic bandwidth, gain, and transconductance efficiency, can be analyzed using IC [16]. This allows for determining appropriate operating points for transistors in a circuit by adjusting the inversion coefficients of MOS devices. If the IC is used instead of V_{EFF} as a design variable, then the MOS transistor parameters such as g_m , g_m/I_D and f_T all give straight lines on log-log scales [17].

Several IC-based Pre-SPICE tools have been developed for the design of analog/RF circuits, which, in addition to providing design intuition, avoid iterative and tedious trial and error simulations by complex models. In 1996, the first sizing tool, actually called Analog Designer, created by Christian Enz [18]. It allows calculation of important design parameters of the single transistor from the basic inversion coefficient. It is limited to a single transistor and does not display all of the parameters related to MOS devices. Another CAD tool, developed by D.M. Binkley, provides design guidance as the designer explores drain current, inversion coefficient and channel length [19]. Despite the calculation of almost all parameters of the MOS device, it lacks a graphical representation in the form of charts versus IC. In 2007, this tool has been replaced by the analog CMOS design, tradeoffs and optimization spreadsheet. In another CAD tool that is implemented using ADS software, the optimization has been done specifically for different amplifier circuits [20]. This method is limited to the model provided by the specific foundry. In another work, a tool using MATLAB software is proposed to measure the geometry of MOS devices of a circuit using optimizing the inversion coefficient [21].

In this paper, a new CAD tool based on the simplified EKV model is introduced, which finally determines the optimal values of the characteristics of the MOS devices by a new design method. This tool, which actually called Analog/RF CMOS Design Pre-SPICE Tool and can be used on all web browser softwares, is implemented in the style of server and client with JavaScript language. Users can access it without installing any software just by having a web address. Design interface of the tool has two sections of numerical data and graphical analysis. these sections provide both numerical report view of MOS performance and charts view versus IC dynamically. In the EKV model equations used to calculate the parameters and characteristics of circuit devices, small geometry effects are also considered. Charts can be displayed simultaneously in both linear and logarithmic scales. IC_{CRIT}, which denotes the transition point between SI transconductance efficiency without small geometry effects and the velocity saturated value, is also available and can be displayed on the charts by red color. This tool is not limited to one process and it is possible to select different processes.

2 EKV Model Base Analog/RF CMOS Design Pre-SPICE Tool

Fig.2 shows the architecture for Analog/RF CMOS Design Pre–SPICE Tool which includes a numerical data view, a graphical analysis view, a circuit analysis view and a CSV format reporting view design interface. As illustrated in Fig.3, that shows a real view of mentioned tool, it is possible to select MOS devices by desired CMOS processes from 0.18µm to 22nm in the numerical data section. If the process intended by the designer is not available in the default processes, the designer can easily add this possibility by completing a simple default text file. The possibility of designing RF circuits are also included in this tool by selecting passive elements such as resistors, inductors and capacitors. In the following, these sections are discussed in detail:

2.1 Numerical Data

The numerical data section consists of four parts: process parameters, degrees of freedom, primary



Fig 1. (a) I_D versus V_{GS} and (b) I_D versus IC for a transistor with a gate width of 50µm in 28 nm FDSOI [15].



In this box all of the circuit characteristics formulas can be rewritten in terms of numerical data of MOS devices and passive elements of circuit as a text

These Boxes are generated for all of MOS devices (M1,M2,....Mn) individually

Fig 2. Architecture of analog/RF CMOS design Pre SPICE tool.



Fig 3. Design interface of EKV model base Analog/RF CMOS Design Pre-SPICE Tool.

calculations and specifications. In this section, all of the devices of analog/RF circuit are selected and the designer based on default characteristics of a circuit and using degrees of design freedom, determine bias and sizing of transistors. In the following, these parts are discussed in detail:

2.1.1 Process Parameters

Although the number of process parameters and equations of the EKV model is less than compact BSIM model, but nearly 70 parameters are needed for the description of MOS device and its effects [22]. One of the methods for extracting the parameters of EKV model is converting the BSIM model parameters to EKV, which has been done using the Levenberg-Marquardt algorithm for 0.18µm CMOS process [23]. In this paper, only 26 parameters have been used to develop the process parameters, whose along with 5 optional parameters are listed in Table 1. Other parameters are automatically extracted using simple equations in the primary calculations part. In fact, the simplified EKV model has been used in Analog/RF CMOS Design Pre–SPICE Tool.

2.1.2 Degrees of Freedom

As illustrated in Fig.4, in the degrees of freedom menu, it is possible to choose 6 parameters, I_D , IC, L, g_m/I_D , V_{EFF} and W. By choosing IC as a main design parameter, g_m/I_D and V_{EFF} directly are given by [7]:

$$V_{EFF} = 2nU_T \ln(e^{\sqrt{A}} - 1)$$
 (2 - a)

$$A = IC \left[1 + \left(\frac{IC}{4IC_{CRIT}} \right)^{\beta} \right]^{\frac{1}{\beta}}$$
 (2-b)

$$IC_{CRIT} = \left[\frac{\left(LE_{CRIT} \| \frac{1}{\theta}\right)}{4nU_T}\right]^2 \qquad (2-c)$$

$$\left(LE_{CRIT} \mid \mid \frac{1}{\theta}\right) = \frac{LE_{CRIT} * \frac{1}{\theta}}{LE_{CRIT} + \frac{1}{\theta}}$$
(2-d)

$$\frac{g_m}{I_D} = \frac{1}{nU_T(\sqrt{B+0.25}+0.5)}$$
(3-a)

$$B = IC(1 + \frac{IC}{IC_{CRIT}})$$
(3 - b)

where V_{EFF} is effective gate-source voltage, A and B are replacement parameters of IC in V_{EFF} and g_m/I_D relationships respectively that include small geometry effects, β is Exponent for add small geometry effects (SGE) in V_{EFF} , $IC_{CRIT} = 31.83$ is the critical IC (Fig. 5), E_{CRIT} is velocity saturation critical horizontal electric field, θ is vertical field mobility reduction factor and g_m/I_D is transconductance efficiency. By known I_D , channel width is given by [5]:

$$W = \left(\frac{L}{IC}\right) \cdot \left(\frac{I_D}{I_0}\right) \tag{4}$$

2.1.3 Primary Calculations

In this part, 38 different parameters, including constants, voltages, capacitors, etc., which are listed in Table 2, are automatically calculated using design parameters and degrees of freedom as the first step of calculations.

	Faculty of Electrical Engineering Gh.Kh & A.J		EKV Model Base Analog/R	RF CMOS Design PreSpice Tool	
Fil	le Edit View Circuit Analysis Help				
		Numerical Data		30 -	
nn	nos-1 📄 nmos-2 📄 new 💌	Numerical Data		23 -	
Pr	ocess Parameters Degrees of Freedom Pr	rimary Calculations Specifications		20 -	
	0.18 (µm) (rc:	31.83		15- 10- 5- 0-0-1 100 100 100 0.01 0.10 100 100 0.01 0.00 100	0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1
w:	0.8861046203686((µA)	04695622036751((Y)	g=/Ib: 3.3802050767(Y ')	AVI 35 30 25 20 10 10 10 10 10 10 10 10 10 1	0

Fig 4. Design interface of EKV model base Analog/RF CMOS Design Pre–SPICE Tool

	· · · ·			
Parameter	Description	Value for nMOS	Value for pMOS	Unit
t _{ox}	Oxide Thickness	4.1	4.1	nm
μ	Low Field Mobility	422	89.2	$\mu A/V^2$
Y	Body Effect Factor	0.56	0.61	V ^{1/2}
V _{sat}	Saturation Velocity	90659.09	151306.8	m/s
E _{CRIT}	Critical Horizontal Electric Field	5.6	14	V/µm
α	Velocity Saturation Transition Exponent	1.3	1.3	
n	Slope Factor	1.35	1.3	
V _{T0}	Threshold Voltage	0.42	0.42	V
θ	Mobility Reduction Factor	0.28	0.35	V^{-1}
β	Exponent for Velocity Saturation and VFMR Effects	0.8	0.9	
DVT _{DIBL}	Threshold Voltage Change Due to DIBL for Lmin	-8	10	mV/V
DVT _{DIBLEXP}	Exponent Describing Reduction in DVT _{DIBL}	3	3	
DL	Lateral Diffusion at Length	0.028	0.051	μm
DW	Lateral Diffusion at Width	0	0	μm
V _{AL}	Early Voltage Factor	10	10	V/µm
K _{F0}	Flicker Noise Factor	3.18e-23	2.38e-31	C ² /cm ²
V _{KF}	Flicker Noise Factor Voltage	1	0.25	V
AF	Flicker Noise Slope	0.85	1.05	
$A_{\rm VT0}$	Threshold Voltage Mismatch Factor	5	5	mV. μm
A _{KP}	Transconductance Mismatch Factor	0.02	0.02	μm
$\widehat{C_{gd_1}}$	Normalized Gate-Drain Intrinsic Capacitance	0	0	
C _{GSOV}	Gate-Source Overlap Capacitance	0.94	0.64	fF/µm
C _{GDOV}	Gate-Drain Overlap Capacitance	0.94	0.64	fF/µm
C _{GBOV}	Gate-Body Overlap Capacitance	0	0	fF/µm
φ _E	Half of Fermi Potential	0.425	0.425	V
L _{min}	Minimum Channel Length	0.18	0.18	μm
	Optional user design	inputs		
f	Operation Frequency			HZ
V _{DD}	Supply Voltage			V
V _{SB}	Source-Body Voltage			V
V _{DS}	Drain-Source Voltage			V
T	Temperature			Κ

Tabla 1	Drogogg	noromotors and that	values for	nMOS and	-MOS	transistors in t	$th_{0} = 0.18$	Um CMOS	n rooogg
Table 1.	Process	parameters and then	values for	mviOS and	piviOS	transistors in	100.10	un cinos	process.

1		
Parameter	Description	Unit
$V_{\rm T} = V_{\rm T0} + (n-1)V_{\rm SB}$	Threshold Voltage	V
$C_{OX} = \frac{34.3}{t_{ox}}$	Gate-Oxide Capacitance Per Area Unit	$fF/\mu m^2$
$U_{T} = 25.85(\frac{T}{200})$	Thermal Voltage	mV
$K = \mu C_{ox}$	Transconductance Factor	$\mu A/V^2$
$I_0 = 2n\mu C_{0X} U_T^2$	Technology Current	μA
$(LE_{CRIT})_{min} = (LE_{CRIT}) \left\ \frac{1}{\theta} \right\ $	Minimum Equivalent Velocity Saturation Voltage	V
$L_{sat} = \frac{2\mu U_T}{V_{sat}}$	Velocity Saturation Length	μm
$\lambda_c = \frac{L_{sat}}{L_s}$	Velocity Saturation Coefficient	
$C_{GOX} = WLC_{OX}$	Gate-Oxide Capacitance	fF
$X = \frac{\left(\sqrt{IC + 0.25} + 0.5\right) + 1}{\left(\sqrt{IC + 0.25} + 0.5\right)^2}$	A Factor for Calculating Intrinsic Capacitances	
$\Gamma = \frac{1}{1+10} \left(\frac{1}{2} + \frac{2}{3} IC\right)$	Thermal Noise Factor	
$\widehat{C_{gb1}} = (\frac{X+1}{3})(\frac{n-1}{n})$	Normalized Gate-Bulk Intrinsic Capacitance	
$\widehat{C_{gs1}} = (\frac{2 - X}{3})$	Normalized Gate-Source Intrinsic Capacitance	
$(LE_{CRIT})' = (LE_{CRIT}) \left\ \frac{1}{\theta} \right\ $	Equivalent Velocity Saturation Voltage	V
$V_A(CLM) = V_{ALL}$	Early Voltage Due to Channel Length Modulation	V
$V_{A}(DIBL) = \frac{1}{g_{m/I_{D}} \left[-DVT_{DIBL} \left(\frac{L_{min}}{L} \right)^{DVT_{DIBLEXP}} \right]}$	Early Voltage Due to Drain Induced Barrier Lowering	V
$IC_{CRIT_{min}} = \left[\frac{\left(L_{min}E_{CRIT} \parallel \frac{1}{\theta}\right)}{4nU_{T}}\right]^{2}$	Minimum Critical Inversion Coefficient	
$IC_{CRIT} = \left[\frac{\left(LE_{CRIT} \parallel \frac{1}{\theta}\right)}{4nU_{T}}\right]^{2}$	Critical Inversion Coefficient	
$A = IC \left[1 + \left(\frac{IC}{4IC_{CRIT}} \right)^{\beta} \right]^{\frac{1}{\beta}}$	A Factor for Considering Velocity Saturation and VFMR Effects in VEFF	
$B = IC(1 + \frac{IC}{IC_{CPUT}})$	A Factor for Considering Velocity Saturation and VFMR Effects in gm/ID	
$L_{eff} = L - 2DL$	Effective Length	μm
$W_{eff} = W - 2DW$	Effective Width	μm
$C_{gbi} = \widehat{C_{gbi}} \cdot C_{GOX}$	Gate-Bulk Intrinsic Capacitance	fF
$C_{gsi} = \widetilde{C_{gsi}} \cdot C_{GOX}$	Gate-Source Intrinsic Capacitance	fF
$C_{gdi} = C_{gdi} \cdot C_{GOX}$	Gate-Drain Intrinsic Capacitance	fF
$C_{GBO} = C_{GBOV}.W$	Gate-Bulk Extrinsic Capacitance	ſF
$C_{GSO} = C_{GSOV}.W$	Gate-Source Extrinsic Capacitance	ſF
$C_{GDO} = C_{GDOV}.W$	Gate-Drain Extrinsic Capacitance	fF
$C_{gb} = C_{gbi} + C_{GBO}$	Gate-Bulk Capacitance	ſF
$C_{gs} = C_{gsi} + C_{GSO}$	Gate-Source Capacitance	ſF
$C_{gd} = C_{gdi} + C_{GDO}$	Gate-Drain Capacitance	ſF
$\eta = n - 1$	Body Effect Transconductance Ratio	
$\phi_0 = 2\phi_F + 4U_T$	Built in Potential	V
$V_{GS} = V_{EFF} + V_{T}$	Gate-Source Voltage	V
$AV_{\rm T} = AV_{\rm T0}(1 + \frac{V_{\rm SB}}{2\phi_0})$	Threshold Voltage Mismatch Factor	mV. μm
$K_F = K_{F0}(1 + \frac{V_{EFF}}{V_{KF}})^2$	Flicker Noise Factor for All Regions	C^2/cm^2
$K_{GA} = \frac{80e^{-14t_{ox}}}{t_{ox}}$	Gate-Leakage Current Parameter1 for NMOS	$A/\mu m^2 V^2$
$K_{GB} = 1.13 t_{ox}$	Gate-Leakage Current Parameter2 for NMOS	V^{-1}

Table 2. Parameters of primary calculations part in analog/RF CMOS design Pre-SPICE tool.



Fig 5. Transconductance efficiency versus inversion coefficient for an $L = 0.18 \mu m$, nMOS device in a 0.18 μm CMOS process.

2.1.4 Specifications

As shown in Fig.6, using process parameters, degrees of freedom and primary calculations, all the specifications of devices in circuit, including sizing relationships, DC bias parameters, small signal parameters, gain and bandwidth relationships, gate referred thermal and flicker noise parameters, local area DC mismatch parameters, gate-source leakage current and figure of merit factors for low power RF designs are automatically calculated using simple, accurate relationships. These specifications and their related relationships are listed in Table 3.

2.2 Graphical Analysis

The tradeoffs in circuit performance for a given drain current in saturation is demonstrated by the MOSFET operating plane given in Fig.7 [24,25]. As illustrated in the figure, MOS devices should be individually located at different locations on the operating plane considering their function in the circuit to achieve better circuit specifications. Now, if we can convert the operating plane given in Fig.7 into a graphical analysis plane including charts that show the behavior of all the specifications of MOS devices from WI to SI, the designer will see operating plane with more numerical and visual details. As shown in the right side of the Fig. 6, for the selected drain current and channel length, all specifications of the MOS devices mentioned in section 2.1.4 are simultaneously swept versus the IC in the graphical analysis section of the developed tool. This means that in addition to the numerical observation of all the specifications of MOS devices for three degrees of freedom, these parameters also can be seen for all channel ICs from WI to SI. So, designer can select the optimum ICs for MOS devices. The ability of activating critical inversion coefficient is also considered in the charts by red color so that designer can clearly observes the allowed regions of inversion of MOS devices to avoid from small geometry effects. If the designer intends to observe several specifications versus IC on a unit chart in order to optimization of multiple specifications simultaneously, an independent chart for activating of several characteristics has been also considered at the end of the graphical analysis section (this chart can be seen in Fig.3).



Fig 6. A small part of the tool's specifications section.

Specification	Equation	Description	Unit
	$W = \left(\frac{L}{IC}\right) \cdot \left(\frac{I_D}{I_0}\right)$	Width	μm
Sizing Relationships	$WL = (\frac{L^2}{IC})(\frac{I_D}{I_0})$	Gate Area	μm^2
	$\frac{W}{L} = (\frac{1}{IC})(\frac{I_D}{I_0})$	Shape Factor	
DC Bias	$V_{EFF} = 2nU_T \ln(e^{\sqrt{A}} - 1)$	Effective Gate-Source Voltage	V
Parameters	$V_{DS_{sat}} = 2U_T \sqrt{IC + 0.25} + 3U_T$	Drain-Source Saturation Voltage	V
	$\frac{g_{\rm m}}{I_{\rm D}} = \frac{1}{nU_{\rm T}(\sqrt{B+0.25}+0.5)}$	Transconductance Efficiency	V^{-1}
	$\frac{g_{ds}}{I_D} = \frac{1}{V_A + V_{DS}}$	Drain-Source Conductance Efficiency	V^{-1}
a 11.0° 1	$\mathbf{g}_{\mathbf{m}} = \left(\frac{\mathbf{g}_{\mathbf{m}}}{\mathbf{I}_{\mathbf{D}}}\right) \cdot \mathbf{I}_{\mathbf{D}}$	Transconductance	μS
Small Signal Parameters	$g_{ds} = \left(\frac{g_{ds}}{I_D}\right)$. I _D	Drain-Source Conductance	μS
	$egin{aligned} g_{mb} &= \eta \cdot \mathbf{g}_{\mathrm{m}} \ r_{ds} &= (g_{ds})^{-1} \end{aligned}$	Body Effect Transconductance Drain-Source resistance	μS KΩ
	$A_{1dB}(WI) = 1.22(nU_T)$	Input 1dB Compression Voltage for a Differential Pair in WI Region	V
	$A_{1dB}(SI) = 1.81(nU_T\sqrt{B})$	Input 1dB Compression Voltage for a Differential Pair in SI Region	V
	$V_A = V_A(\text{CLM}) \parallel V_A(\text{DIBL})$	Early Voltage	V
Gain &	$A_{Vi} = \frac{V_A}{nU_T(\sqrt{B+0.25}+0.5)}$	Intrinsic Voltage Gain	
Bandwidth Relationships	$f_{Ti} = (\frac{IC}{\sqrt{B + 0.25 + 0.5}})(\frac{\mu U_T}{\pi (C_{gs1} + C_{gb1})L^2})$	Intrinsic Bandwidth	GHZ
	$f_T = \frac{g_m}{2\pi(C_{exi} + C_{ebi})}$	Bandwidth	GHZ
	$S_{VG} = 4KT(n\Gamma\sqrt{B} + 0.25 + 0.5)(\frac{nU_T}{I_D})$	Gate Referred Thermal Noise Voltage PSD1	nV ² /HZ
	$\sqrt{S_{VG}} = \sqrt{4KT(n\Gamma\sqrt{B+0.25}+0.5)(\frac{nU_T}{I_D})}$	Square Root of Gate Referred Thermal Noise Voltage PSD	nV/\sqrt{HZ}
Gate Referred Thermal & Flicker Noise	$S_{VG}(f) = \left(\frac{lC}{L^2}\right) \left(\frac{l_0}{l_D}\right) \frac{K_F}{C_{OX}^2 f^{AF}}$	Gate Referred Flicker Noise Voltage PSD	nV ² /HZ
	$\sqrt{S_{VG}(f)} = \sqrt{\frac{IC}{L^2}} \left(\frac{I_0}{I_D}\right) \frac{K_F}{C_{OX}^2 f^{AF}}$	Square Root of Gate Referred Flicker Noise Voltage PSD	nV/\sqrt{HZ}
	$f_{C} = \left[\frac{2\pi K_{F}}{4KTC_{OX}} \left(\frac{\widehat{C_{gs1}} + \widehat{C_{gb1}}}{n\Gamma}\right)\right]^{\frac{1}{AF}}$	Corner Frequency	GHZ
	$\Delta V_T = A V_{T0} (1 + \frac{V_{SB}}{2\varphi_0}) \left(\frac{\sqrt{IC}}{L} \cdot \sqrt{\frac{I_0}{I_D}}\right)$	Threshold Voltage Mismatch	mV
Local Area DC	$\frac{\Delta K_P}{K_P} = A_{KP} \left(\frac{\sqrt{IC}}{L} \cdot \sqrt{\frac{I_0}{I_D}} \right)$	Relative Transconductance Mismatch	
Mismatch	$\Delta V_{GS} = \left(\frac{\sqrt{IC}}{L} \cdot \sqrt{\frac{I_0}{I_D}}\right) \cdot \sqrt{AV_T^2 + [A_{KP}nU_T(\sqrt{B} + 0.25 + 0.5)]^2}$	Gate-Source Voltage Mismatch	mV
	$\frac{\Delta I_D}{I_D} = \left(\frac{\sqrt{IC}}{L} \cdot \sqrt{\frac{I_0}{I_D}}\right) \cdot \sqrt{\left(\frac{AV_T}{nU_T(\sqrt{B+0.25}+0.5)}\right)^2 + A_{KP}^2}$	Relative Drain Current Mismatch	
Gate-Source Leakage Current	$I_{(GS)_L} = \left(\left(\frac{L^2}{IC}\right) \left(\frac{I_D}{I_0}\right) K_{GA} \left[nU_T \ln\left(1 + e^{\frac{V_{EFF}}{RU_T}}\right) \right] V_{GS} e^{K_{GB}, V_{GS}} \right)$	Gate-Source Leakage Current	μΑ
Figure of Merits	$ \begin{pmatrix} \frac{g_{\rm m}}{l_{\rm D}} \cdot f_{Ti} \end{pmatrix} = (\frac{1}{n U_{\rm T} (\sqrt{B + 0.25 + 0.5})})((\frac{IC}{\sqrt{B + 0.25 + 0.5}})(\frac{\mu U_{\rm T}}{\pi (C_{\rm gsi} + C_{\rm gbi})L^2})) $	Low Power RF Design Figure of Merit	V ⁻¹ GHZ
	$(A_{Vi}, f_{Ti}) = (\frac{V_A}{nU_T(\sqrt{B+0.25}+0.5)})((\frac{IC}{\sqrt{B+0.25}+0.5})(\frac{\mu U_T}{\pi(\widehat{C_{gs1}}+\widehat{C_{gb1}})L^2}))$	Intrinsic Gain Bandwidth	GHZ
	$K = 1.380649 * 10^{-23}$ is Boltzmann Constant.		

 Table 3. Device specifications in analog/RF CMOS design Pre-SPICE tool.



Fig 7. MOSFET operating plane versus selected inversion coefficient and channel length for a fixed drain current.

2.3 Circuit Analysis

Since this Pre-SPICE tool was developed to analyze and optimize the characteristics of analog/RF circuits, it also includes a section titled circuit analysis. As shown in Fig.8, all the relationships related to the characteristics of an analog/RF circuit including gain, bandwidth, noise figure, scattering parameters, phase noise, etc., can be rewritten using the process parameters (Table. 1), degrees of freedom (Table. 2), device specifications (Table. 3) and passive elements (resistor, capacitor, inductor). After saving these relationships as a circuit characteristic, the initial values are obtained automatically depending on the initial choices of degrees of freedom. By choosing and changing the degrees of freedom circuit devices, the designer, in addition to monitoring the characteristics of the devices in both numerical and graphical views, can also see the values and changes of the circuit characteristics in all inversion regions from weak to strong. Also, at each stage of the design, reporting from all of the information of the sections in CSV format is provided by this tool.



Fig 8. A small part of the tool's circuit analysis section.

3 Illustration of the EKV model base Analog/RF CMOS Design Pre-SPICE Tool Performance

To show the capability of this tool in pre-SPICE design, we will examine its performance in optimizing the linearity characteristic of one and two-stage differential amplifiers and a single ended OTA.

3.1 One Stage Differential Amplifier

Fig.9 illustrates a one-stage differential amplifier. According to the V_{EFF} relationship in the EKV model, $V_{EFF} = 2nU_T \ln(e^{\sqrt{1C}} - 1)$, the input voltage difference, ΔV_{in} , is as follow

$$\Delta V_{in} \approx 2n U_T [ln(e^{\sqrt{IC_1}} - 1) - ln(e^{\sqrt{IC_2}} - 1)]$$
(5)

where IC_1 and IC_2 are the ICs of the transistors M1 and M2, respectively. Assuming the bias of the transistors in the WI region (IC < 0.1) and using the Maclaurin expansion, (5) is given by

$$IC_{1} - IC_{2} \approx IC_{2} \frac{\Delta V_{in}}{nU_{T}} + IC_{2} \frac{(\Delta V_{in})^{2}}{2(nU_{T})^{2}} + IC_{2} \frac{(\Delta V_{in})^{3}}{6(nU_{T})^{3}} + \cdots (6)$$

According to the relationship of the g_m/I_D in the WI region, $g_m/I_D = 1/nU_T$, and with the equal geometry of the transistors, output voltage difference, $\Delta V_{OUT} = \Delta I_D R_D$, is given by

$$\Delta V_{OUT} \approx g_{m2} R_D \Delta V_{in} + g_{m2} R_D \frac{(\Delta V_{in})^2}{2nU_T} + g_{m2} R_D \frac{(\Delta V_{in})^3}{6(nU_T)^2} + \dots$$
(7)

So, the linearity indicator is given by

$$AIP3_{WI-1St} = \sqrt{\frac{4}{3}} \left| \left(\frac{\alpha_1}{\alpha_3} \right) \right| = 2.82 \ nU_T \approx 3nU_T \tag{8}$$

It is observed that the AIP3 is almost constant in the WI region.

Assuming the bias of the transistors in the SI region (IC > 10), (5) is given by

$$IC_{1} - IC_{2} = \frac{\Delta V_{in}}{2nU_{T}} \sqrt{2(IC_{1} + IC_{2}) \left(1 - \frac{(\frac{\Delta V_{in}}{2nU_{T}})^{2}}{2(IC_{1} + IC_{2})}\right)}$$
(9)

Since, $\left(\frac{\Delta V_{in}}{2nU_T}\right)^2 \ll 2(IC_1 + IC_2)$, and with the equal geometry of the transistors, output voltage difference is given by

$$\Delta V_{OUT} \approx \frac{l_{specR_D}}{2nU_T} \sqrt{2(IC_1 + IC_2)} \Delta V_{in} - \frac{l_{specR_D}}{\sqrt{2(IC_1 + IC_2)}} \sqrt{2(IC_1 + IC_2)} \Delta V_{in}^3$$
(10)

So, linearity indicator, is given by



Fig 9. Single stage Differential Amplifier.

It is observed that the linearity of the circuit is proportional to inversion coefficients of the two transistors. Assuming, $IC_1 = IC_2 = IC$, relation (11) is given by

$$AIP3_{SI-1St} \approx 6.51 n U_T \sqrt{(IC)} \tag{12}$$

As a result, the linearity in the SI region is proportional to inversion coefficient. By increasing the inversion coefficient of the transistors, the linear performance of the circuit improves, but when the value of IC exceeds the value of IC_{CRIT} , we will face small geometry effects. When $IC < IC_{CRIT}$, small geometry effects are negligible, but when $IC > IC_{CRIT}$, these effects can't be ignored and transconductance efficiency decreases significantly in SI and consequently this lowers intrinsic voltage gain and bandwidth. In deep SI ($IC \gg 10$), V_{EFF} is defined by [13]

$$V_{EFF} = \frac{(2nU_T)^2}{\left(LE_{CRIT} \| \frac{1}{\theta}\right)} IC$$
(13)

Using (13), difference of ICs in (9) is given by

$$IC_1 - IC_2 = \frac{\Delta V_{in} \left(LE_{CRIT} \right\| \frac{1}{\theta} \right)}{(2nU_T)^2}$$
(14)

So, AIP3 will have infinite values and consequently the circuit behavior will be linear, but as explained, for ICs higher than IC_{CRIT} , we will face the problems of small geometry effects. Therefore, the optimal operating points of transistors for achieving high linearity is IC_{CRIT} . It should be noted that in processes smaller than 0.18µm, the value of IC_{CRIT} is smaller and according with relation (15), at L = 20nm its value will be about 1 [26]. So, the operating points will be done in the middle of the MI that usually for low power designs is an optimal point.

$$IC_{CRIT} \approx \left(\frac{L_{min}}{20nm}\right)^2$$
 (15)

3.2 Two Stage Differential Amplifier

Fig.10 shows the general block diagram of a two-stage differential amplifier by assuming nonlinear effects up to



Fig 10. Two-stagE DifferentialAmplifier.

third order. Assuming full symmetry of the circuit and eliminating the second harmonic effect, linearity indicator is given by [27]:

$$\frac{1}{AIP3^2} \approx \frac{1}{AIP3_1^2} + \frac{\alpha_1^2}{AIP3_2^2}$$
(16)

where AIP3 is linearity indicator of total circuit and $AIP3_1$ and $AIP3_2$ are linearity indices of first and second stage of circuit respectively. Assuming the bias of the transistors in the WI region, the AIP3 is given by

$$AIP3_{WI-2St} \approx \sqrt{\frac{(2.828nU_T)^2}{1+\alpha_1^2}}$$
 (17)

where $AIP3_{WI-2St}$ and α_1 are the AIP3 of two stage differential amplifier in WI region and the first stage intrinsic gain of circuit respectively. Intrinsic gain of differential amplifier is defined

$$\alpha_1 = g_m r_0 = \frac{g_m}{I_D} \cdot I_D \cdot \frac{V_A}{I_D} = \frac{g_m}{I_D} \cdot V_A \tag{18}$$

where V_A is Early voltage of transistors. By replacing $g_m/I_D = 1/nU_T$ in (18), AIP3 is given by

$$AIP3_{WI-2St} \approx \frac{2.828(nU_T)^2}{V_A} \tag{19}$$

In the EKV model, the value of VA is defined by [5]

$$V_A = V_A(CLM) \parallel V_A(DIBL)$$
(20-a)

$$V_A(CLM) = V_{AL} \cdot L \tag{20-b}$$

$$V_A(DIBL) = \frac{1}{g_{m/ID} \left[-DVT_{DIBL} \left(L_{min/L} \right)^{DVT_{DIBLEXP}} \right]}$$
(20-c)

where $V_A(CLM)$ and $V_A(DIBL)$ are Early voltages caused by CLM (channel length modulation) and DIBL (drain induced barrier lowering) effects respectively. Also DVT_{DIBL} and $DVT_{DIBLEXP}$ are process parameters. It is observed that, AIP3 is inversely proportional to VA. Fig. 11 illustrates the evolution of the Early voltage versus IC for an L = 0.18µm, nMOS device in a 0.18µm CMOS process. At IC=0.1, the Early voltage has a maximum value ($V_A = 1.68v$). Therefore, the minimum value of AIP3 is given by $AIP3_{WI-2St-min} \approx 1.683 (nU_T)^2 \approx 2.04 \, mV \qquad (21)$



Fig 11. Evolution of Early voltage versus IC for an $L = 0.18 \mu m$, nMOS device in a 0.18 μm CMOS process.

That's mean in the WI region, the minimum value of the third order input intercept point, IIP3, approximately is -43dBm.

Fig.12, shows IIP3 versus IC for 1-stage and two-stage differential amplifiers in the WI region. IIP3 values are almost constant in both amplifiers. As expected, IIP3 value of the two-stage amplifier approximately 33dB lower than the single-stage amplifier.



Fig 12. IIP3 measurement of 1stage and 2stage differential amplifiers in WI region in a 0.18µm process.

Assuming the bias of the transistors in the SI region and $IC_1 = IC_2 = IC$, the linearity indicator is given by

$$AIP3_{SI-2St} \approx \sqrt{\frac{\left(6.51nU_T\sqrt{IC}\right)^2}{1+\alpha_1^2}}$$
(22)

where $AIP3_{SI-2St}$ is the linearity indicator of two stage differential amplifier in the SI. By replacing the α_1 of the first stage and the g_m/I_D in SI region, $g_m/I_D = 1/nU_T\sqrt{IC}$, $AIP3_{SI-2St}$ is given by

$$AIP3_{SI-2St} \approx \frac{6.51(nU_T)^2 IC}{V_A}$$
(23)

Fig.13, shows the IIP3 versus IC for 1-stage and twostage differential amplifiers in SI region. As expected, the IIP3 value of the two-stage circuit is approximately 21.5dB lower than the one-stage circuit. As mentioned in section 3.1, in deep SI, AIP3 will has infinite value and



Fig 13. IIP3 measurement of 1-stage and 2-stage differential amplifiers SI region in a 0.18μm CMOS process.

the circuit behavior will be linear, but as explained again in section 3.1, for $IC > IC_{CRIT}$, we will face the problems of short channel effects. So again, the optimal operating points of transistors for achieving high linearity is IC_{CRIT} .

As shown in Fig.11, at $IC_{CRIT} = 31.83$, the value of Early voltage is $V_A = 2.4285V$. Therefore, the optimal value of AIP3 and IIP3 is given by

$$AIP3_{SI-2St-OPTIMUM} \approx 84.57 (nU_T)^2 \approx 0.1V \quad (24-a)$$

$$IIP3_{SI-2St-OPTIMUM} \approx -10dBm \tag{24-b}$$

3.3 Design Methodology

The IC_{CRIT} calculation allows to find the optimal biasing and the linearity indicator (Section. 3). With this approach we can realize a complete design methodology represented in Fig. 14:

Step 1. Generation g_m/I_D vs IC to finding IC_{CRIT} (Fig. 5).

Step 2. Determine the channel length. To obtain better performance is set to the minimum $L_{min} = 0.18 \mu m$.

Step 3. Generation V_A vs IC to finding V_A at IC_{CRIT} (Fig. 11).

Step 4. Generation drain-source conductance, g_{dso} , vs IC to finding g_{dso} at IC_{CRIT} (Fig. 15).

Step 5. Computation I_D using $I_D = V_A g_{dso}$.

Step 6. Computation gate-source voltage, V_{GS}, using

$$V_{GS} = 2nU_T \ln\left(e^{\sqrt{A}} - 1\right) + V_{TH}$$
(25)

Step 7. Computation W/L using $W/L = I_D/IC_{CRIT}$. I_0 .

Step 8. Computation W using $W = (L/IC_{CRIT}) \cdot (I_D/I_0)$.

Step 9. Rewriting the IIP3 in the circuit analysis section of Analog/RF CMOS Design Pre-SPICE Tool.

As shown in design flow at Fig. 14, all of mentioned steps is done automatically in Analog/RF CMOS Design Pre-SPICE Tool.

3.4 Single-ended OTA

Fig. 16 illustrates a single-ended OTA circuit with a pMOS current mirror as the load and an nMOS current mirror as the current source. In this section, we will design the circuit based on the characteristics outlined in Table 4 using the Pre-SPICE tool.

Assuming $g_{m_3}(r_{ds_1} \parallel r_{ds_3}) \gg 1$, the differential voltage gain, A_{vd} , common-mode voltage gain, A_{vc} , and the gain-bandwidth product, GBW, are calculated as follows:

$$A_{vd} = V_{out}/V_{id} \cong$$

$$g_{m_1}/(g_{ds_2} + g_{ds_4}) = \left(\frac{g_m}{I_D}\right)_1 \times (V_{A2} \parallel V_{A4})$$
(26)

$$A_{vc} = V_{out} / V_{ic} \cong g_{ds_5} / 2g_{m_3}$$
(27)

 $GBW \cong g_{m_1}/2\pi C_L \ge 100MHz \rightarrow g_{m_1} \ge 628\mu s \quad (28)$

where g_{m_1} , g_{ds_2} , g_{ds_4} , $(g_m/I_D)_1$, V_{A2} , V_{A4} , g_{ds_5} , and g_{m_3} are the conductance of M1, the drain-source conductance of M2 and M4, the transconductance efficiency of M1, the Early voltage of M2 and M4, the drain-source conductance of M5, and the conductance of M3, respectively.



Fig 14. Complete design flow of linearity indicator optimization.

Table 4. OTA predefined characteristics.

Design Parameters	Description	Range
I _{BIAS}	Bias Current	$\leq 100 \mu A$
A_{vd}	Differential Voltage Gain	$\geq 35 dB$
C_L	Load Capacitance	1pF
GBW	Gain Bandwidth Product	$\geq 100 MHz$
UGF	Unity Gain Frequency	$\geq 100 MHz$



Fig 15. Evolution of drain-source conductance versus IC for an $L = 0.18 \mu m$, nMOS device in a 0.18 μm CMOS process.



Fig 16. Single-ended operational transconductance amplifier (OTA).

The presence of g_{ds_4} in the denominator of the A_{vd} results in a 50% reduction in differential voltage gain (assuming equal drain-source conductivities of M2 and M4). Therefore, g_{ds_4} should be minimized or its associated Early voltage, $g_{ds_4} = I_{D4}/V_{A4}$, increased. This indicates that differential voltage gain largely depends on the intrinsic gain of M1 and the Early voltage of M4. To make tradeoff between differential voltage gain and bandwidth while selecting optimal values for L, IC, and I_D , Fig. 17 shows the intrinsic gain

and bandwidth of the input nMOS transistors versus IC for channel lengths ranging from 0.18μ m to 1.08μ m. By selecting the channel length as a multiple of the L_{min} and the inversion coefficient in the MI region, the desired gain and bandwidth characteristics are achieved. Therefore, we choose moderate inversion region center, IC=1, and three times the minimum process channel length, 0.54μ m, for the input nMOS transistors.



Fig 17. Bandwidth and intrinsic gain of input nMOS transistors versus IC for channel lengths from 0.18µm to 1.08µm.

By entering these values into the Pre-SPICE tool, the transconductance efficiency, $(g_m/I_D)_{1,2} = 17.708 V^{-1}$, drain current, $I_{D1,2} = g_{m_{1,2}}/(g_m/I_D)_{1,2} \ge 34.5\mu A$, and channel width, $W_{1,2} = 31.303\mu m$, of M1 and M2 are automatically calculated and stored.

While g_{ds_2} and g_{ds_4} in the A_{vd} relation decrease the circuit's open-loop gain, they have minimal impact on GBW and UGF. It's essential that the sizes of the intrinsic and extrinsic capacitors of M3 and M4 do not influence GBW and UGF values. Therefore, biasing M3 and M4 in the SI region, where capacitor sizes are small, is more suitable. To minimize g_{ds_4} , the Early voltage of M4 should be maximized. As shown in Table 2, the Early voltage is a function of L; thus, selecting higher values for L and IC in M3 and M4 helps meet the circuit's required characteristics. Selecting a very large IC value increases V_{EFF} , which reduces headroom and output swing. Therefore, we choose IC = 12.5 and four times the minimum process channel length (0.72µm) for the pMOS load transistors. By entering these values into the Pre-SPICE tool, the transconductance efficiency, $(g_m/I_D)_{3,4} = 6.90 V^{-1}$ and channel width, $W_{3,4} =$ 15.79µm, of M3 and M4 are automatically calculated and stored.

To minimize the common-mode voltage gain, A_{vc} , the value of g_{ds_5} should be minimized or V_{A5} maximized. Therefore, selecting a large L for these transistors, M5, M6, is necessary (we also consider the channel length equal to that of transistors M3 and M4). According to Fig. 16, the drain-source voltage of M5 and M6 matches the source-body voltage of M3 and M4. To find the optimal IC value for a given L and V_{DS} , it suffices to calculate the maximum Early voltage of M5 and M6. Fig. 18 shows the evolution of the Early voltage of these transistors versus IC. It is clear from the figure that the maximum value of V_{A5} occurs at IC = 4.05. By entering these values into the Pre-SPICE tool, the transconductance efficiency, $(g_m/I_D)_{5,6} = 11.06 V^{-1}$ and channel width, $W_{5,6} = 20.61 \mu m$, of M5 and M6 are automatically calculated and stored.

After selecting the degrees of freedom for M1 to M6, all parameters and characteristics of these components are automatically calculated and saved in the Pre-SPICE tool. Additionally, the specifications of the circuit transistors are displayed in separate graphs versus IC for the selected channel length and drain current. This allows the designer to numerically observe all MOS device characteristics across three degrees of freedom and for all channel inversion coefficients, from weak to strong inversion, enabling the selection of operating points and device bias region based on predefined characteristics, applications, or standards.

Next, (26), (27), and (28) are rewritten in terms of the degrees of freedom of M1-M6 in the circuit analysis section of the Pre-SPICE tool:

$$A_{vd}(\vec{lC},\vec{L}) = \left(\frac{g_m}{I_D}\right)_1 \cdot (V_{A2} \parallel V_{A4}) = f(IC_{1,3}, L_{1,3}) \quad (29)$$

$$A_{\nu c}(\overrightarrow{IC}, \overrightarrow{L}) \cong \frac{\binom{I_{D5}}{V_{A5}}}{2\binom{g_m}{I_D}_4 \cdot I_{D4}} = f(IC_{3,5}, L_{3,5})$$
(30)

$$GBW(\overrightarrow{IC}) \cong \frac{\left(\frac{gm}{I_D}\right)_1 \cdot I_{D1}}{2\pi c_L} = f(IC_1)$$
(31)

The initial values of these characteristics are automatically calculated and stored in the circuit analysis section of the tool. Table 5 compares the initial values obtained from the Pre-SPICE tool with those from SPICE software (Cadence Virtuoso) against the predefined characteristics. As shown, the GBW value in the Pre-SPICE tool and the UGF value in the SPICE software do not match the predefined characteristics.

Rewriting (31) using the EKV model equations in Table 3 yields:

$$GBW(\overrightarrow{IC}) \cong \frac{I_{D1}}{nU_T 2\pi C_L\left(\sqrt{(IC_1(1+\frac{IC_1}{IC_{CRIT}}))+0.25}+0.5\right)}$$
(32)

Reducing $IC_{1,2}$ clearly increases the GBW value. Thus, by adjusting the value of $IC_{1,2}$ from 1 to 0.75, the target characteristics are achieved. With this slight change accounted for in the degrees of freedom section of the Pre-SPICE tool, all processes related to primary calculations, device specifications, and circuit analysis are automatically re-performed, and the results are saved.



Fig 18. Evolution of the Early voltage of M5 and M6 versus IC for an L = 0.72μ m, $V_{DS} = 0.413V$ nMOS device in a 0.18μ m CMOS process.

 Table 5. The initial values obtained from the Pre-SPICE tool

 with those from SPICE software (Cadence Virtuoso) against

 the predefined characteristics or goal spec.

	•		e e	•	
	Value	-	Value	-	-
Circuit	in Pre-	Satisfy	in	Satisfy	Goal
Spec	SPICE	Satisty	SPICE	Satisty	Spec
	Tool		Tool		
A_{vd} (dB)	40.143	Yes	41.062	Yes	≥ 35
I _{Bias} (μA)	37	Yes	36.53	Yes	≤ 100
GBW (MHz)	98.241	No	104.021	Yes	≥ 100
UGF (MHz)			97.96	No	≥ 100

Fig. 19 illustrates the variation of A_{vd} versus frequency in SPICE software (Cadence Virtuoso). Table 6 compares the values from the Pre-SPICE tool and SPICE software against the goal and predefined characteristics. All values obtained from both tools align with the predefined goal characteristics.



Fig 19. Differential voltage gain versus frequency in SPICE software (cadence Virtuoso) in a 0.18µm CMOS process.

Table 6. The final values obtained from the Pre-SPICE toolwith those from SPICE software (Cadence Virtuoso) againstthe predefined characteristics or goal spec.

Circuit Spec	Value in Pre- SPICE Tool	Satisfy	Value in SPICE Tool	Satisfy	Goal Spec
A_{vd} (dB)	40.78	Yes	41.114	Yes	≥ 35
I _{Bias} (μA)	37	Yes	36.58	Yes	≤ 100
GBW (MHz)	105.06	Yes	107.6	Yes	≥ 100
UGF (MHz)			100.16	Yes	≥ 100



Fig 20. Complete design flow of an OTA design with predefined characteristics.

3.5 Design Methodology

Fig. 20 presents the complete OTA circuit design methodology, detailed as follows:

Step 1. Calculate of IC_{CRIT} for avoid of small geometry effects (Fig. 5).

Step 2. Select degrees of freedom of M1& M2 ($L = 3L_{min}$, IC = 1, $I_D = 37\mu A$).

Step 3. Select degrees of freedom of M3& M4 ($L = 4L_{min}$, IC = 12.5, $I_D = 37\mu A$).

Step 4. Generation V_A vs IC to finding V_{Amax} at IC_{opt} (Fig. 18).

Step 5. Select degrees of freedom of M5& M6 ($L = 4L_{min}$, $IC_{opt} = 4.05$, $I_D = 37\mu A$).

Step 6. Rewriting the A_{vd} and GBW in the circuit analysis section of Analog/RF CMOS design Pre-SPICE tool in terms of degrees of freedom of M1-M6.

Step 7. Calculate channel widths M1-M6 using $W = (L/IC_{CRIT}) \cdot (I_D/I_0)$.

As shown in design flow at Fig. 20, all of mentioned steps is done automatically in Analog/RF CMOS Design Pre-SPICE Tool.

4 Simulation Validation

The results of the sizing algorithms presented in this paper are useful for pre-sizing the circuits. Then, the design variables have to be adjusted during CAD simulations. In this section, the proposed circuits (two-stage differential amplifier and OTA) are simulated in 0.18µm process from TSMC, in order to validate design methodologies.

As illustrated in Fig. 21, in the two-stage differential amplifier, the prediction of the IIP3 by the proposed methodology in all of the SI region is consistent with the simulation results. Fig. 22, shows the IIP3 measurement of the two-stage differential amplifier at $IC = IC_{CRIT}$. As shown, the value of -10.01dBm is completely consistent by the value of -10dBm extracted from prediction relationship (24).



Fig 21. Prediction (full lines) and simulation (dotted lines) of IIP3 of the two-stage differential amplifier in SI region versus IC in 0.18µm CMOS process.

Fig. 23 shows that the prediction of the A_{vd} by the proposed methodology in all of the regions from WI to SI in the OTA circuit is consistent with the simulation results.

Figure 2 illustrates that the Pre-SPICE tool can generate CSV reports at any design stage. To be concise, Table 7 includes only a summary of the final report for the two-stage differential amplifier circuit in a $0.18\mu m$ CMOS process.



Fig 22. IIP3 versus input power in two-stage differential amplifier in 0.18µm CMOS process.



Fig 23. Prediction (full lines) and simulation (dotted lines) of A_{vd} of the OTA versus IC in 0.18µm CMOS process.

5 Conclusions

A new CAD tool for optimizing MOS drain current and sizing has been presented for use in any analog and RF circuit topology. This tool runs on all web browsers. The design methodologies reported in this paper offers many advantages for analog/RF circuit design. On one hand, these facilitate a simple and accurate design to optimize the circuit. On the other hand, by converting the operating plane shown in Fig. 7 into a graphical analysis page with charts displaying the behavior of all MOS device specifications from WI to SI, the designer can view this page in real time with enhanced numerical and visual details. These methodologies have proven effective in designing 1-stage and 2-stage differential amplifiers and an operational transconductance amplifier (OTA) circuit.

		EKV Mo	del Base Analog Project N	g/RF CMOS Name: 2St D	Design Pre-SPICE Tool			
Transistor 0: nmos-1	Tran	sistor 1: nmos-2	5		1			
Type: nmos	Typ	e: nmos						
Technology: 180nm	Tec	hnology: 180nm						
			Proc	ess Parame	eters			
L_min	0.18	μm	LEXP	3		C_GS0V	0.94	fF/µm
tox	4.1	nm	DL	0.028	μm	C GD0V	0.94	fF/µm
mu n	422	$\mu A/V^2$	beta	0.8		C GB0V	0	fF/µm
Ŷ	0.56	V ^{1/2}	K F0	3.18E-3	31	C gdi hat	0	
E CRIT	5.6	V/um	V KF	1	V	f	1	HZ
alpha	1.3		ĀF	0.85		Т	300	К
theta	0.28	V ⁻¹	A VT0	5	mV. um	V DD	1.8	V
n	1.35		A KP	μm	μm	V SB	0	V
V T0	0.42	V	VAL	14.44	V/um	v ds	0.25	V
BL	-8	mV/V	PHI F	0.425	V	$\overline{f} 0$	2.4	GHz
DW	0	um	V sat	90659.0)9 m/s	*		
	Ū	print.		rees of Free	dom			
		L	0.18	<u>ит</u>	W	17.7220924	um	
		ĨĊ	31.83		V EFF	0.4695622	V	
		I D	265	μА	GMdivID	3.38020508	V ⁻¹	
		<u>1_</u> D	Prim	arv Calcula	tions	5.50020500	v	
V_T	0.42	V	C_GOX	26.842	4 fF	K_F	6.87E-31	C^2/cm^2
c_ox	8.4146341	$fF/\mu m^2$	Х	0.188	5	L_eff	0.124	μm
ЦΤ	0.0258	V	C osi hat	0.603		W eff	17 722092	um
	355 007	v \ /\/2	C_gsi_hat	0.005	1		0.0532	μin V
к I О	0.638101	μΑ/ ν	C_goi_liat	16 207	0 fE		0.9552	w Wum
I E CPIT P min	0.038191	μΑ	C_gsi C_gbi	2 7571		AV_1	0.35	mv.μm
LE_CKIT_F_IIIII	0.780124	V	C_goi	2.7571		eta	0.33	
LE_CRIT_P	0.786124	V	C_gso	16.658	7 fF	V_GS	0.8895	V
V_A_CLM	2.6	V	C_gdo	16.658	7 fF	K_GA	5.61E-25	$A/\mu m^2 V^2$
IC_CRIT_min	31.83871		C_gbo	0	fF	K_GB	4.633	V ⁻¹
IC_CRIT	31.83871		C_gs	32.866	6 fF	L_sat	0.02401	μm
В	63.65129		C_gd	16.658	7 fF	Lambda_c	0.13343	
А	45.45393		C_gb	2.7571	1 fF	C_gdi	0	fF
V_A_DIBL	26.83617	V	gamma	0.6615	9			
			S	pecification	S			
W	17.72209	μm	r_ds	1.3700	0 ΚΩ	S_VGF	30390514	nV^2/HZ
WL	3.189976	μm^2	A_1dBWI	0.0424	4 V	S_VGF_sqr t	5512.7592	nV/\sqrt{HZ}
WdivL	98,45606		A 1dBSI	0.5029	6 V	fc	0.00652	GHz
V EFF	0.469562	V	V A	2.3703	5 V	DV T	2.79947	mV
V DS SAT	0.369658	v	AV i	8.0122	7	DKpdivKp	1.11978	
GMdivID	3,380205	V^{-1}	fT i	56,733	5 GHz	DV GS	4.40244	mV
GDSdivID	0.364962	V ⁻¹	f T	30.203	2 GHz	DIDdivID	1.46607	
o m	6760.410	uS	f Tr	32.736	8 GHz	LGSL	4.61E-17	цА
g_m g_ds	729 9246	μS	S VG	2 1920	$5 nV^2/H7$	GMIDET	191 77104	$V^{-1}GH7$
5_45	129.9210	μο	S VG sar	2.1720		Gillbri	1911,7101	V UIIZ
g_mb	2366.143	μS	t	1.4805	5 nV/\sqrt{HZ}	AVIFTI	454.56458	GHz
			Circuit An	nalysis Secti	on Details	1		
Spec 1: AIP3_	1St_WI	Spec 2: III	P3_1St_WI (dB	sm)	Spec 7: AIP3_2St_SI			
AIP3_1St_WI	0.09822	IIP3_1St_W	(dBm) -10.1	5594	AIP3_2St_SI 0.1060503			
Spec 3: AIP3_	2St-WI	Spec 4: III	P3_2St_WI (dBi	m)	Spec 8: IIP3_2St_SI (dBm)			
AIP3_2St-WI	0.0014432	256 IIP3_2St_W	I (dBm) -	46.81310	IIP3_2St_SI (dBm)	-9.48970)	
Spec 5: AIP3	1St_SI	Spec 6: II	P3_1St_SI (dB	m)				
AIP3_1St_SI	1.2792422	14 IIP3_1St_S	I (dBm) 1	2.13905				

Table 7.	. summary	of the	final	report	for the	two-	-stage	differe	ntial	amplifier	circuit	t in a	0.18µm	CMOS	process.

References

- B. Razavi, "Design of Analog CMOS Integrated Circuit", 2nd-Edition. McGraw Hill, January 20, 2016.
- [2] A.I. Ouali, A. Oualkadi, M. Moussaoui, et al. Design Optimization Methodology Based on IC Parameter for CMOS RF Circuits. AJSE 39, 8935– 8946 (2014).
- [3] A. G. Girardi, L. C. Severo and P. C. de Aguirre, "Design Techniques for Ultra-Low Voltage Analog Circuits Using CMOS Characteristic Curves: a practical tutorial," Journal of Integrated Circuits and Systems, vol. 17, NO.1, 2022.
- [4] Cao W, Bu H, Vinet M, Cao M, Takagi S, Hwang S, Ghani T, Banerjee K, "The future transistors,". Nature. 2023 Aug;620(7974):501-515. doi: 10.1038/s41586-023-06145-x. Epub 2023 Aug 16. Erratum in: Nature. 2023 Sep;621(7979): E43. doi: 10.1038/s41586-023-06576-6. PMID: 37587295.
- [5] Radamson, Henry H., Yuanhao Miao, Ziwei Zhou, Zhenhua Wu, Zhenzhen Kong, Jianfeng Gao, Hong Yang, Yuhui Ren, Yongkui Zhang, Jiangliu Shi, and et al. 2024. "CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology, "Nanomaterials 14, no. 10: 837. <u>https://doi.org/10.3390/nano14100837</u>.
- [6] G. Guitton, M. de Souza, A. Mariano and T. Taris," Design Methodology Based on the Inversion Coefficient and its Application to Inductorless LNA Implementations," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 10, pp. 3653-3663, Oct. 2019.
- [7] D. Binkley, "Tradeoffs and Optimization in Analog CMOS Design," 1st ed. New York: Wiley, 2008.
- [8] A. Mangla, "Modeling nanoscale quasi-ballistic MOS transistors", PhD Thesis at EPFL University 2014.
- [9] H. Lu, J. W. Kim, D. Esseni and A. Seabaugh," Continuous semiempirical model for the currentvoltage characteristics of tunnel fets," 2014 15th International Conference on Ultimate Integration on Silicon (ULIS), 2014, pp. 25-28, doi: 10.1109/ULIS.2014.6813897.
- [10] M. A. Chalkiadaki, "Characterization and modeling of nanoscale MOSFET for ultralow power RF IC design," Ph.D. dissertation, EPFL, Switzerland, Dissertation No.7030, 2016.
- [11] Enz, C.C., Krummenacher, F. and Vittoz, E.A. An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integr Circ Sig Process 8, 83–114 (1995).

- [12] C. Enz and E. A. Vittoz, "Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design," Hoboken, NJ, USA: Wiley 2006.
- [13] C. Enz, F. Chicco and A. Pezzotta," Nanoscale MOSFET Modeling: Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits," in IEEE Solid-State Circuits Magazine, vol. 9, no. 3, pp. 26-35, Summer 2017.
- [14] C. Enz, F. Chicco and A. Pezzotta," Nanoscale MOSFET Modeling: Part2: Using the Inversion Coefficient as the Primary Design Parameter," in IEEE Solid-State Circuits Magazine, vol. 9, no. 4, pp. 73-81, Fall 2017.
- [15] G. Guitton, "Design Methodologies for multi-mode and multi-standard Low-Noise Amplifiers", Ph.D. Thesis, Dept. of the Engineering and Computer Science of University of Bordeaux, 12 December 2018.
- [16] G. Khademevatan and A. Jalali, "Inversion Coefficient as a Key Design Parameter in MOS Device Performance," 2024 32nd International Conference on Electrical Engineering (ICEE), Tehran, Iran, Islamic Republic of, 2024, pp. 1-7, doi: 10.1109/ICEE63041.2024.10668114.
- [17] W. Sansen," Biasing for Zero Distortion: Using the EKVBSIM6 Expressions," in IEEE Solid-State Circuits Magazine, vol. 10, no. 3, pp. 48-53, Summer 2018, doi: 10.1109/MSSC.2018.2844607.
- [18] C. C. Enz and E. A. Vittoz," CMOS low-power analog circuit design," Emerging Technologies: Designing Low Power Digital Systems, 1996, pp. 79-133, doi: 10.1109/ETLPDS.1996.508872.
- [19] D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle and D. P. Foty," A CAD methodology for optimizing transistor current and sizing in analog CMOS design," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 2, pp. 225-237, Feb. 2003, doi: 10.1109/TCAD.2002.806606
- [20] W. R. Torres, "An Empirical Methodology for Foundry Specific Submicron CMOS Analog Circuit Design", Ph.D. Thesis, Dept. of the Engineering and Computer Science University of Florida Atlantic, Boca Raton, Florida, December 2013.
- [21] E. Afacan, "Inversion Coefficient Optimization Based Analog/RF Circuit Design Automation", Microelectronics Journal, vol. 83, pp. 86-93, 2019.
- [22] "IC LAB of EPFL University," epfl.ch/labs/. https://archiveweb.epfl.ch/iclab.epfl.ch/index.html% 3Fp=521.html (accessed April. 30, 2024).

- [23] K. Singh and P. Jain, "BSIM3v3 to EKV2.6 Model Parameter Extraction and Optimization using LM Algorithm on 0.18um Technology node", Intl Journal of Electronics and Telecommunications, 2018, vol. 64, no. 1, pp. 5– 11.
- [24] E. Afacan, "Inversion Coefficient Optimization Based Analog/RF Circuit Design Automation", Microelectronics Journal, vol. 83, pp. 86-93, 2019. 1916-1932, Sept. 2007.
- [25] E. Afacan and G. Dundar, "Inversion Coefficient Optimization Assisted Analog Circuit Sizing Tool", 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Giardini Naxos, Italy, 12-15 JUNE 2017.
- [26] W. Sansen," Minimum Power in Analog Amplifying Blocks: Presenting a Design Procedure," in IEEE Solid-State Circuits Magazine, vol. 7, no. 4, pp. 83-89, Fall 2015, doi: 10.1109/MSSC.2015.2474237.
- [27] B. Razavi, "RF Microelectronics", Prentice Hall Communications Engineering and Emerging Technologies, 2nd-Edition. McGraw Hill, September 22, 2011.

Biographies



Ali Jalali (Member, IEEE) received the B.Sc. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 1991 and the M.Sc. and Ph.D. degrees in electrical engineering from CentraleSupélec (CS) University, Paris, France, in 1994 and 1998, respectively.

Since 1998, he has been Associate Professor of electrical engineering at the Shahid Beheshti University, Tehran Iran. His research interests include RF, Analog, and Mixed-mode Integrated Circuit Design. He has published over 50 papers in prestigious journals and conferences in RF, Analog, and Mixed-mode Integrated Circuit Design.



Gh. Khademevatan received the M.Sc. degree in electrical engineering from Tabriz University, Tabriz, Iran in 2005. He is currently working towards a Ph.D. degree at Shahid Beheshti University, Tehran, Iran. His research interests include RF, analog, and mixed-mode integrated circuit design, circuit simulation tools, and pre-SPICE design methodologies.