A Fully Integrated Range-Finder Based on the Line-Stripe Method

A. Saberkari* and S. B. Shokouhi*

Abstract: In this paper, an imaging chip for acquiring range information using by 0.35 μm CMOS technology and 5V power supply has been described. The system can extract range information without any mechanical movement and all the signal processing is done on the chip. All of the image sensors and mixed-signal processors are integrated in the chip. The design range is 1.5m-10m with 18 scales.

Keywords: Range-finder, Mixed-mode VLSI, Structured light, CMOS technology.

1 Introduction
Visual information is parallel and is captured and processed in parallel in human retina and brain. In the engineering world, a vision system uses serial transmission of video signal from an image sensor such as charge coupled device (CCD) to a processor. In such a system, due to the requirements of scanning and transmitting a large amount of data, the I/O bottle-neck is a serious problem and sampling rate is limited on the video signal.

On the other hand, a device called vision chip has been proposed, in which photo detectors (PDs) and processing elements (PEs) are connected in each pixel. It captures and processes images in parallel without serial transmission. Some advantages of vision chips in comparison with vision processing system are [1]: a) speed, b) large dynamic range, c) size, d) power dissipation, e) system integration.

Different technologies offer advantages and disadvantages for the design of vision chips. The dominant technologies available to date are CMOS, BiCMOS, CCD and GaAs. CMOS has been exhaustively used in many designs.

Vision chips are classified into two classes: analog and digital chips. Most of existing research of vision chip use analog circuits in processing elements. Analog circuits use less area and therefore are easier to integrate than digital ones. However, the functions of these chips are almost fixed once designed. As a result, many special purpose chips have been developed. To make general purpose vision chip which can process various algorithms on one chip, it is necessary to develop a programmable processing element designed in digital circuits. Such vision chips are called digital vision chips. In recent years, by introducing the mixed-mode VLSI technology both digital and analog form can be implemented on a single chip.

Range-Finding or measurement of the three dimensional profiles of an object or scene, is a critical point for many robotic applications. Numerous range-finding techniques have been developed among which light-stripe range-finding is one of the most common methods [2]. A conventional light-stripe range-finder operates in a step-and-repeat manner. A light-stripe is projected onto a scene; a video image is acquired; the position of the projected stripe in the image is extracted; the stripe position is stepped and the process repeats until the entire scene has been scanned. The rate at which frames of range date can be acquired using this method is limited by the time needed to acquire and process each video image. Note that the number of video images required to build a complete range map increases linearly with the desired spatial range resolution.

The integrated range-finder is based on modification of the basic light-stripe range-finding technique described by Sato et al. [3] and Kida et al. [4]. In the modified method, which is based on parallel light-stripe, the range image is constructed in a parallel manner rather than serial one. Note that in light-stripe method (serial or parallel); an off-chip readout circuitry is needed.

Another technique is passive range-finding method. Passive range-finding techniques are generally based either on disparity in stereo vision or on focus/defocus in mono vision [5]-[7]. A number of auto-focusing or range-finding methods based on tilted sensor plane have already been proposed [8]-[11]. However, they still suffer from a need for mechanical movement and/or a heavy signal processing overhead.

The technique we used in this paper is based on a sensor plane tilted at an angle with respect to optical axis, so
that it is always intersected by the image plane regardless of the distance to the object plane. This technique extracts range information from single image in real time without any mechanical movement. The level of signal processing involved is so simple and accurate that all processing functions are integrated with the sensor matrix on the same chip without any readout circuitry.

The proposed system block diagram is shown in Fig. 1.

![Fig. 1 System block diagram](image)

In this system, reflected light from object after crossing of optic lens, is received by photo receptor and generates analog signal which its output is proportional to the light intensity. All pixels in a row are evaluated by an embedded analog focus processor. This block is the core of the system and calculates the row-wise sum of the absolute value of the spatial second derivatives of pixel signals as a measure of focus. These analog focus measurements are compared in the WTA\(^1\), which identifies the row of the highest cumulative second derivative or the highest focus. Finally, a digital distance decoder converts the index of the identified row to the distance information.

2 Optic Lens

As shown in Fig. 2, the range-finder consists of a single optic lens and a sensor whose plane is tilted by an angle with respect to the optical axis. The sensor plane intersects optical axis at the focal point F. Any object at a distance \(u\) from lens projects its focused image on an image plane located at a distance \(v\) behind the lens. According to the Gaussian lens law, \(u\) is related to \(v\) by

\[
\frac{1}{f} = \frac{1}{u} + \frac{1}{v}
\]

where \(f\) is the focal length. Therefore, object distance \(u\) can be calculated once the image plane distance \(v\) has been determined. Since the sensor plane is laid out at an angle, it intersects image plane for a range of \(u\) values and the position of the intersection line \(1_1, 1_2\) along the \(w\)-axis of the sensor plane depends on \(u\). Note that: 1) line \(1_1, 1_2\) is where the best focus is obtained for a given \(u\), 2) this line is a projection of a line \(O_1, O_2\) of the object plane, 3) the focussable object line \(O_1, O_2\) is always on the plane \(x = -f \cdot \tan \alpha\), regardless of the value of \(u\). Therefore, the value of \(v\) and then \(u\) will be determined from the position \(w\) of the sensor line of the highest focus.

The lens is made off the shelf and the chip includes photo receptor, focus processor, winner-take-all and distance decoder.

3 Photo Receptor

A simple non-adaptive source follower logarithmic receptor is shown in Fig. 3(a). The gain is \(V_i = k T q / V = 25.4\text{mV} \text{per e-fold intensity change. The performance of the source follower receptor is deficient in two respects: the high offset and the slow response of the circuit.}

On the other hand, one of the biggest problems in photo receptors is small change of output versus big change of input light. Because of requiring high sensitivity for other circuits, it needs to amplify the output. This amplification can be done by an adaptive element in feedback loop. Also, feedback can improve small signal specifications of the system.

The adaptive receptor shown in Fig. 3(b) \[12\], remedies these problems. It consists of a source follower receptor input stage combined with amplification and low-pass filtered feedback. The output of the source follower receptor is amplified by the inverting amplifier consisting of \(R_s\) and \(Q_s\). The voltage gain \(-A_{\text{gain}}\) is typically several hundred. \(R_s\) is a cascode that nullifies the miller capacitance from the gate to drain of \(Q_s\) and also doubles the gain of the amplifier.

![Fig. 2 3D and 2D views of the optic lens and image plane](image)

![Fig. 3 Receptor circuits (a) Source follower receptor (b) Adaptive receptor](image)

\(^1\) Winner-Take-All
The input current comes from a photo diode that generates a photo current linearly proportional to intensity \( I_{phot} \). The current consists of a steady-state background component, \( I_{bg} \), and a varying or transient component, \( i \).

The photo diode is formed as an extension of the source region of the feedback transistor \( Q_{fb} \). For typical light intensities, \( Q_{fb} \) operates in sub threshold region.

The high gain in the feedback loop effectively clamps \( V_{cl} \). When the input current changes an e-fold, \( f \) must change by \( \frac{k}{V_{T}} \) (\( k \) is the back-gate coefficient) to hold \( V_{cl} \) clamped. So the gain from \( f \) to \( V_{cl} \) is \( k \) and from \( i \) to \( V_{cl} \) is \( \frac{T}{V_{T}} \) per e-fold intensity change. Also the gain from \( o \) to \( f \) is 1 in steady-state and in transient, where the output must feed back to the input through the capacitive divider, is \( \frac{C_{s}/(C_{s}+C_{c})}{212} \).

The closed-loop gain in steady-state and transient are given by equations (2) & (3).

\[
A_{st} = \frac{V_{cl}}{I_{i}} \quad \text{(Steady-state closed-loop gain)}
\]

\[
A_{trans} = \frac{V_{cl}}{I_{i}} \cdot \frac{C_{s}}{C_{t}} \quad \text{(Transient closed-loop gain)}
\]

Equation (2) is the small signal equivalent of the large signal expression for the steady-state output voltage given by equation (4).

\[
\frac{V_{cl}}{V_{i}} = \log(I_{i}) + \frac{1}{k} \log\left(\frac{I_{i}+i}{I_{i}}\right)
\]

The clamping of the input nodes speeds up the receptor response. The larger the gain \( A_{st} \) of the feedback amplifier, the less the input node needs to move, and the more speed up we obtain. On the other hand, for the given feedback amplifier, the more closed-loop gain \( A_{loop} \), the more the input node must move, and the slower the response. So, we shall take as a base-line, the speed of the source follower receptor. The speed up obtained by using the active feedback to clamp the input node is given by equation (5).

\[
A_{loop} = \frac{A_{st}}{A_{trans}} \quad \text{(Speed up)}
\]

The speed up is equal to the total loop gain, obtained by multiplying the gain all the way around the loop.

The adaptive element is a resistor-like device that has a monotonic I-V relationship. This element acts like a pair of diodes in parallel with opposite polarity. The current increases exponentially with voltage for either sign of voltage, and there is an extremely high resistance region around the origin [12].

The I-V relationship of the expansive element means that the effective resistance of the element too big for small signals and small for large signals. Hence, the adaption is slow for small signals and fast for large signals. This behavior is useful, because it means that the receptor can adapt quickly to a large change in conditions (moving from shadow to sunlight), while maintaining high sensitivity to small and slowly varying signals.

### 4 Focus Processor

Each line of the sensor plane is equipped by a focus processor to calculate the degree of focus along that line. The circuit of a 3-pixel focus processor comprising pixels \( i-1 \), \( i \) and \( i+1 \) is shown in Fig. 4. Note that each photo diode drives a pair of NMOS transistors with a common drain. Also note that the diodes shown in Fig. 4 are realized with diode-connected MOSFETs.

The common-drain current \( I_{i} \) of pixel-i is given by equation (6).

\[
I_{i} = I_{n} - \frac{R_{n}}{2} \left[ (V_{i+1} - V_{i}) - (V_{i} - V_{i-1}) \right]
\]

The difference between \( I_{n} \) and \( I_{i} \), approximates the second spatial derivative.

\[
\Delta I_{i} \approx I_{n} - I_{i} \equiv \frac{R_{n}}{2} \left[ (V_{i+1} - V_{i}) - (V_{i} - V_{i-1}) \right]
\]

If the second derivative is positive, this current flows out of pixel-i onto bus-1, and if it is negative, this current flows out of bus-2 into pixel-i. These two buses are kept out at virtually constant voltages by two opamps per row and their currents are summed up to generate the sum of absolute value of the second derivatives.

The measurement of focus is representing by SML:

\[
\text{SML} = \sum_{i=1}^{N_{c}} |\Delta I_{i}|
\]

The output current of focus processor, that is the sum of bus-1 and bus-2 currents, represents an analog focus measure for each line.

The current summer, which sums the absolute currents of bus-1 and bus-2, is shown in Fig. 5.

---

1 - Sum of Modified Laplacian
5 Winner-Take-All

Measurements of analog focus for each line, which are output currents of focus processors, are compared in a winner-take-all block. This circuit identifies the line of the highest output current, hence the highest focus. Fig. 6 is a schematic diagram of the winner-take-all circuit [13]. A wire associated with the potential \( C_V \), computes the inhibition for the entire circuit. To compute the global inhibition, each neuron \( k \) contributes a current onto this common wire, using transistor \( M_{2k} \).

To apply this global inhibition locally, each neuron responds to the common wire voltage \( C_V \), using transistor \( M_k \).

Fig. 5 Current summer

For analysis of the circuit, we consider a two-neuron winner-take-all like Fig. 7. First, we consider the input condition \( I_1 = I_n + \delta \), and \( I_2 = I_n \). Transistor \( M_1 \) must sink \( \delta \) more current than in the previous condition. Thus, the gate voltage of \( M_1 \) rises. But transistors \( M_1 \) and \( M_2 \) must have a common gate voltage. So \( M_2 \) must also sink \( I_n + \delta \). But only \( I_n \) is present at the gate of \( M_2 \), therefore, the drain voltage of \( M_2 \), \( V_2 \), must decrease. For small value of \( \delta \), the Early effect serves to decrease the current through \( M_2 \) and decreasing \( V_2 \) linearly with \( \delta \). For large value of \( \delta \), \( M_2 \) must leave saturation, driving \( V_2 \) to approximately 0. So at this condition, \( I_{c1} = 0 \) and \( I_{c2} = I_c \). The equation \( I_{n+\delta} = I_c \exp(V_2 - V_{th}) \) describes transistor \( M_2 \) and the equation \( I_e = V_e \exp(V_2 - V_{th}) \) describes transistor \( M_1 \). Solving for \( V_e \) yields the equation (10).

The winning output encodes the logarithm of the associated input. The conductance of transistors \( M_1 \) and \( M_2 \) determines the losing response of the circuit. The Early voltage, \( V_{th} \), is related to the conductance of a saturated MOS transistor.

The winning output encodes the logarithm of the associated input. The conductance of transistors \( M_1 \) and \( M_2 \) determines the losing response of the circuit. The Early voltage, \( V_{th} \), is related to the conductance of a saturated MOS transistor.

For analysis of the circuit, we consider a two-neuron winner-take-all like Fig. 7.

First, we consider the input condition \( I_1 = I_n + \delta \), and \( I_2 = I_n \). Transistors \( M_1 \) and \( M_2 \) have identical potentials at gate and source, and are both sinking \( I_n \). Thus, the drain potentials \( V_1 \) and \( V_2 \) must be equal. Transistors \( M_1 \) and \( M_2 \) have identical source, drain and gate potentials, and therefore must sink the identical current \( I_{c1} = I_{c2} = \frac{I_c}{2} \).

In the sub threshold region of operation, the equation \( I_n = I_c \exp(V_1 - V_{th}) \) describes transistors \( M_1 \) and \( M_2 \) currents. Like wise the equation \( I_e = I_c \exp(V_2 - V_{th}) \) describes transistors \( M_1 \) and \( M_2 \) currents. Solving for \( V_n \) versus \( I_n \) and \( I_e \) yields the equation (9).

Thus, for equal input currents, the circuit produces equal output voltages.

Now, consider the input condition \( I_1 = I_n + \delta \), and \( I_2 = I_n \). Transistor \( M_1 \) must sink \( \delta \) more current than in the previous condition. Thus, the gate voltage of \( M_1 \) rises. But transistors \( M_1 \) and \( M_2 \) must have a common gate voltage. So \( M_2 \) must also sink \( I_n + \delta \). But only \( I_n \) is present at the gate of \( M_2 \), therefore, the drain voltage of \( M_2 \), \( V_2 \), must decrease. For small value of \( \delta \), the Early effect serves to decrease the current through \( M_2 \) and decreasing \( V_2 \) linearly with \( \delta \). For large value of \( \delta \), \( M_2 \) must leave saturation, driving \( V_2 \) to approximately 0. So at this condition, \( I_{c1} = 0 \) and \( I_{c2} = I_c \). The equation \( I_{n+\delta} = I_c \exp(V_2 - V_{th}) \) describes transistor \( M_2 \) and the equation \( I_e = V_e \exp(V_1 - V_{th}) \) describes transistor \( M_1 \). Solving for \( V_e \) yields the equation (10).

\[
V_e = V_i \ln\left(\frac{I_{n+\delta}}{I_n}\right) + V_0 \ln\left(\frac{I_c}{I_0}\right) \tag{10}
\]

The winning output encodes the logarithm of the associated input. The conductance of transistors \( M_1 \) and \( M_2 \) determines the losing response of the circuit. The Early voltage, \( V_{th} \), is related to the conductance of a saturated MOS transistor.

\[
V_{th} = L \frac{\partial V_e}{\partial L} \tag{11}
\]
where $V_d$ is the drain potential of a transistor and $L$ is the channel length of a transistor. Thus, the width of the losing response of the circuit depends on the channel length of transistors $M_1$ and $M_2$. Increasing the channel length of transistors $M_1$ and $M_2$, narrows the losing response of the circuit and vise-versa.

6 Digital Distance Decoder
This circuit converts the index of the identified row to distance information. The range-finder must cover the range 1.5m-10m. Since, the photo receptor matrix which is used includes 18 lines and each line has 16 pixels, so the range is estimated in 18 levels and the distance between two successive ranges is 0.5m.

For indicating range information, 8 bits look-up table is designed which the LSB bit is assigned for the decimal digit. Since the decimal digit is 0.5, hence its equal digital value is 1. Also, for a specific $u$ (object distance from lens), one row of photo receptor is selected as a row with highest focus. We consider 8 bits digital code, which equal to distance, for each row.

Fig. 8 shows the designed circuit of the look-up table. In this circuit, a bit has been defined by presence or absence of a data from a row to a column. The absence of a path is achieved by no joining element between row and column. MOS switch transistors are used for connecting rows to columns.

![Fig. 8 Schematic diagram of the look-up table](image)

When a row is selected, (row with highest focus), columns which have NMOS transistors and their gates excite by this row, will be zero. Columns which don't have transistors will be pulled up to $V_{dd}$ by pull-up transistors. Since the 8 bits digital code of each row has been defined, so the position of NMOS transistors in the row will be specified.

For optimizing the number of transistors and improving high and low levels of the outputs for the 8 bits codes, the system has been implemented complement mode; therefore an inverter has been used for each column output or bit.

7 Simulation Results
In this section, the simulated results with HSPICE and 0.35 μm CMOS technology parameters for the described units have been presented.

![Fig. 9 The output voltages DC sweep according to input photo current](image)
Fig. 10 Transient variations of different nodes of photo receptor according to 1nA pulse photo current

Fig. 11 DC response of a slice of focus processor

Fig. 12 Simulated results of current summer for DC inputs

Fig. 13 Simulated results of current summer for pulse inputs

Fig. 14 Simulated results of WTA with two different channel length for transistors $M_1$ and $M_2$

Fig. 15 Simulated results of the distance decoder according to excitation of first row

Fig. 16 Output current of the 18 focus processors for three different object distances
Table 1 Output SML of each of the 18 focus processor and their digital output codes

<table>
<thead>
<tr>
<th>Sensor Line No.</th>
<th>U=1.5m</th>
<th>U=6m</th>
<th>U=7.5m</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 2</td>
<td>3</td>
<td>4 5 6 7</td>
</tr>
<tr>
<td>U=1.5m</td>
<td>38u</td>
<td>26u</td>
<td>19u</td>
</tr>
<tr>
<td>U=6m</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>U=7.5m</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2 Properties of the chip

<table>
<thead>
<tr>
<th>Range of distance covered</th>
<th>1.5-10m (in 18 scales)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power consumption</td>
<td>40mW</td>
</tr>
<tr>
<td>Technology</td>
<td>0.35 μm -CMOS</td>
</tr>
<tr>
<td>Power supply</td>
<td>5V</td>
</tr>
</tbody>
</table>

8 Conclusion
The range-finding technique based on the passive imaging is presented that requires seasonable signal processing stages and can be implemented on a single mixed-signal CMOS chip including the photo sensor matrix. The advantages of the proposed method are:

a) The processing steps are minimized with comparison of other techniques.

b) The mechanical movement for scanning of the object is not necessary, so the system is optimized for implementing on a single chip.

References


