Volume 5, Issue 4 (December 2009)                   IJEEE 2009, 5(4): 223-229 | Back to browse issues page

XML Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:

Miar- Naimi H, Zabihi M. Nonlinear optimized Fast Locking PLLs Using Genetic Algorithm. IJEEE. 2009; 5 (4) :223-229
URL: http://ijeee.iust.ac.ir/article-1-188-en.html
Abstract:   (5512 Views)
Abstract— This paper presents a novel approach to obtain fast locking PLL by embedding a nonlinear element in the loop of PLL. The nonlinear element has a general parametric Taylor expansion. Using genetic algorithm (GA) we try to optimize the nonlinear element parameters. Embedding optimized nonlinear element in the loop shows enhancements in speed and stability of PLL. To evaluate the performance of the proposed structure, various tests performed and results compared with standard phase locked loop. The tests and results show the superior performance of the proposed PLL.
Full-Text [PDF 580 kb]   (2349 Downloads)    
Type of Study: Research Paper | Subject: Analog Circuits
Received: 2009/09/14 | Accepted: 2011/06/19 | Published: 2013/12/30

Creative Commons License
© 2019 by the authors. Licensee IUST, Tehran, Iran. This is an open access journal distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license.