Volume 19, Issue 1 (March 2023)                   IJEEE 2023, 19(1): 2281-2281 | Back to browse issues page

XML Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
Shabani S, Asadi M, Zakipour A. Modeling and Simulation of Common Mode Voltage in a Three-Phase Delta Connection STATCOM with Parasitic Capacitors. IJEEE 2023; 19 (1) :2281-2281
URL: http://ijeee.iust.ac.ir/article-1-2281-en.html
Modeling and Simulation of Common Mode Voltage in a Three-Phase Delta Connection STATCOM with Parasitic Capacitors
S. Shabani , M. Asadi , A. Zakipour
Abstract:   (1153 Views)
In this paper, parasitic capacitors and common mode voltage (CMV) are modeled in a delta connection multilevel cascaded STATCOM. In high frequency and high voltage applications the parasitic capacitors play important role in common mode voltages. In this paper, parasitic capacitors and CMV are modeled in a multilevel cascaded STATCOM and also parasitic currents are calculated, then a method will be proposed to reduce the effects of the parasitic capacitors. The values of parasitic capacitors are calculated by finite element software. Finally, a delta connection 13-level cascaded STATCOM with parasitic capacitors will be simulated in MATLAB Simulink and then simulation results will be presented.
Keywords: STATCOM, Common Mode Voltage, Multilevel Inverters, Parasitic Capacitors
Full-Text [PDF 925 kb]   (938 Downloads)    
Type of Study: Research Paper | Subject: Power Electronics Applications
Received: 2021/09/12 | Revised: 2023/06/06 | Accepted: 2022/10/17
Rights and permissions
Creative Commons License This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Creative Commons License
© 2022 by the authors. Licensee IUST, Tehran, Iran. This is an open access journal distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license.