Volume 15, Issue 4 (December 2019)                   IJEEE 2019, 15(4): 485-501 | Back to browse issues page

XML Print

Download citation:
BibTeX | RIS | EndNote | Medlars | ProCite | Reference Manager | RefWorks
Send citation to:
Abolmaali S. Efficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches. IJEEE 2019; 15 (4) :485-501
URL: http://ijeee.iust.ac.ir/article-1-1447-en.html
Efficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches
S. Abolmaali
Abstract:   (2836 Views)
Accurate delay calculation of circuit gates is very important in timing analysis of digital circuits. Waveform shapes on the input ports of logic gates should be considered, in the characterization phase of delay calculation, to obtain accurate gate delay values. Glitches and their temporal effect on circuit gate delays should be taken into account for this purpose. However, the explosive number of combinations of waveform shapes, which can be applied to the input ports of logic gates, causes existing lookup-based methods to have huge space requirements. In this article, instead of considering all possible combinations of waveform shapes in the characterization phase of delay calculation process, the least number of combinations, which are dominant in determining the waveform shape of gate output, is presented. Multivariate Polynomial Regression (MPR) method is used to further reduce the required memory space. Exploration of the possible MPR analyses is performed to find the best regression case with proper memory space reduction and precision. Attained results show a 1.013E6 times reduction in storage space required for storing parameters utilized in extraction of output waveform characteristics in comparison to a state of the artwork, accompanied by acceptable precision.
Keywords: Delay Calculation , Delay Characterization , Signal Waveform , Glitch , Multivariate Polynomial Regression
Full-Text [PDF 1219 kb]   (1227 Downloads)    
Type of Study: Research Paper | Subject: VLSI
Received: 2019/03/02 | Revised: 2019/04/20 | Accepted: 2019/04/27
Rights and permissions
Creative Commons License This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Creative Commons License
© 2022 by the authors. Licensee IUST, Tehran, Iran. This is an open access journal distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license.